

# **JEDEC STANDARD**

---

## **NAND Flash Interface Interoperability**

---

### **JESD230D**

(Revision of JESD230C, October 2016)

**JUNE 2019**

---

**JEDEC SOLID STATE TECHNOLOGY ASSOCIATION**



## NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to [www.jedec.org](http://www.jedec.org) under Standards and Documents for alternative contact information.

Published by  
©JEDEC Solid State Technology Association 2019  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

**PRICE: Contact JEDEC**

Printed in the U.S.A.  
All rights reserved

PLEASE!

DON'T VIOLATE  
THE  
LAW!

This document is copyrighted by JEDEC and may not be reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

or refer to [www.jedec.org](http://www.jedec.org) under Standards-Documents/Copyright Information.



# NAND FLASH INTERFACE INTEROPERABILITY

## Contents

1	Scope .....	1
2	Terms, definitions, abbreviations and conventions.....	1
2.1	Terms and definitions .....	1
2.2	Abbreviations.....	3
2.3	Conventions .....	3
2.4	Keywords.....	4
2.5	Byte, Word and Dword Relationships .....	4
2.6	Pin description.....	5
3	Physical Interface.....	7
3.1	AC/DC operating condition.....	7
3.2	AC Overshoot/Undershoot Requirements .....	9
3.3	Recommended DC Operating Conditions.....	10
3.3.1	DC Supply Voltage .....	10
3.3.2	DC Output leakage current requirements for V <sub>CCQ</sub> of 1.8 V and V <sub>CCQ</sub> of 1.2 V .....	10
3.4	Absolute Maximum DC Ratings .....	11
4	Package and Addressing.....	12
4.1	BGA-63 (Single x8 / x16 BGA) .....	12
4.2	BGA-100 (Dual x8 BGA).....	15
4.3	LGA-52.....	17
4.4	BGA-152/132/136 (Dual x8 BGA).....	18
4.5	BGA-316 (Quad x8 BGA) .....	25
4.6	BGA-272/252 (Quad x8 BGA) .....	27
4.7	CE <sub>n</sub> to R/B <sub>n</sub> Mapping .....	29
5	Command Sets for NAND Flash memory .....	31
5.1	Basic Command Definition.....	31
5.2	Primary & Secondary Command Definition For the Advanced Operation .....	32
5.3	Get Feature for each LUN .....	33
5.4	Set Feature for each LUN.....	33
6	Feature Address Registers .....	34
6.1	Feature Address 05h.....	34
6.2	Feature Address 20h.....	34
6.3	Feature Address 21h.....	35

7	Data Interface and Timing .....	36
7.1	Test Condition .....	36
7.2	ZQ Calibration .....	39
7.2.1	ZQ Calibration Command sets .....	39
7.2.2	ZQ Calibration Process .....	39
7.3	Driver strength .....	40
7.4	Package Electrical Specifications and Pad Capacitance .....	41
7.5	tCD Parameter .....	42
7.6	Additional Timing Parameter for I/O Speed Greater than 400 MT/s .....	43
7.7	Data Training .....	44
7.7.1	DCC Training .....	44
7.7.2	Read DQ Training .....	46
7.7.3	Write DQ Training (Tx Side) .....	47
7.7.4	Write DQ Training (Rx Side, Optional) .....	47
7.8	Pausing Data Input/Output .....	49
8	Parameter Page, revision 1 .....	52
8.1	Parameter Page Data Structure Definition .....	52
8.2	Byte 0-3: Parameter page signature .....	56
8.3	Byte 4-5: Revision number .....	56
8.4	Byte 6-7: Features supported .....	56
8.5	Byte 8-10: Optional commands supported .....	57
8.6	Byte 11-12: Secondary commands supported .....	58
8.7	Byte 13: Number of Parameter Pages .....	59
8.8	Byte 14-31 : Reserved (0) .....	59
8.9	Byte 32-43: Device manufacturer .....	59
8.10	Byte 44-63: Device model .....	59
8.11	Byte 64-69: JEDEC manufacturer ID .....	59
8.12	Byte 70-79 : Reserved (0) .....	59
8.13	Byte 80-83: Number of data bytes per page .....	59
8.14	Byte 84-85: Number of spare bytes per page .....	59
8.15	Byte 86-91 : Reserved (0) .....	59
8.16	Byte 92-95: Number of pages per block .....	59
8.17	Byte 96-99: Number of blocks per logical unit .....	59
8.18	Byte 100: Number of logical units (LUNs) .....	59
8.19	Byte 101: Number of Address Cycles .....	60
8.20	Byte 102: Number of bits per cell .....	60
8.21	Byte 103: Number of programs per page .....	60

8.22	Byte 104: Multi-plane addressing .....	60
8.23	Byte 105: Multi-plane operation attributes .....	60
8.24	Byte 106-143 : Reserved (0) .....	61
8.25	Byte 144-145: Asynchronous SDR speed grade .....	61
8.26	Byte 146-147: Toggle-mode DDR2 and NV-DDR2 speed grade .....	61
8.27	Byte 148-149: Synchronous DDR speed grade.....	61
8.28	Byte 150: Asynchronous SDR features .....	61
8.29	Byte 151: Toggle-mode DDR features .....	61
8.30	Byte 152: Synchronous DDR features.....	62
8.31	Byte 153-154: Maximum page program time.....	62
8.32	Byte 155-156: Maximum block erase time .....	62
8.33	Byte 157-158: Maximum page read time.....	62
8.34	Byte 159-160: Maximum multi-plane page read time .....	62
8.35	Byte 161-162: Minimum change column setup time.....	62
8.36	Byte 163-164: I/O pin capacitance, typical.....	62
8.37	Byte 165-166: Input pin capacitance, typical .....	62
8.38	Byte 167-168: CK input pin capacitance, typical.....	63
8.39	Byte 169: Driver strength support.....	63
8.40	Byte 170-171: Program page register clear enhancement tADL value.....	63
8.41	Byte 172-173: Toggle-mode DDR3/4 and NV-DDR3 speed grade .....	64
8.42	Byte 174-207: Reserved (0) .....	64
8.43	Byte 208: Guaranteed valid blocks at beginning of target .....	64
8.44	Byte 209-210: Block endurance for guaranteed valid blocks.....	64
8.45	Byte 211-218: ECC information block 0.....	64
8.46	Byte 219-226: ECC information block 1 .....	65
8.47	Byte 227-234: ECC information block 2 .....	65
8.48	Byte 235-242: ECC information block 3 .....	65
8.49	Byte 243 - 419 : Reserved (0) .....	65
8.50	Byte 420-421: Vendor specific Revision number .....	65
8.51	Byte 422-509: Vendor specific.....	65
8.52	Byte 510-511: Integrity CRC.....	66
8.53	Byte 512-1023: Redundant Parameter Page 1 .....	66
8.54	Byte 1024-1535: Redundant Parameter Page 2 .....	66
8.55	Byte 1536+: Additional Redundant Parameter Pages .....	66
Annex A (informative) Differences between revisions.....		67

Micron Technology Inc.

## NAND FLASH INTERFACE INTEROPERABILITY

(From JEDEC Board Ballot JCB-18-54, formulated under the cognizance of the JC-42.4 Subcommittee on Nonvolatile Memory Devices.)

---

### 1 Scope

---

This standard was jointly developed by JEDEC and the Open NAND Flash Interface Workgroup, hereafter referred to as ONFI. This standard defines a standard NAND flash device interface interoperability standard that provides means for system be designed that can support Asynchronous SDR, Synchronous DDR and Toggle DDR NAND flash devices that are interoperable between JEDEC and ONFI member implementations.

---

### 2 Terms, definitions, abbreviations and conventions

---

#### 2.1 Terms and definitions

**address:** A character or group of characters that identifies a register, a particular part of storage, or some other data source or destination. (Ref. ANSI X3.172 and JESD88.)

NOTE 1 In a nonvolatile memory array, the address consists of characters, typically hexadecimal, to identify the row and column location of the memory cell(s).

NOTE 2 For NAND nonvolatile memory devices, the row address is for a page, block, or logical unit number (LUN); the column address is for the byte or word within a page.

NOTE 3 The least significant bit of the column address is zero for the source synchronous data interface.

**asynchronous:** Describing operation in which the timing is not controlled by a clock.

NOTE For a NAND nonvolatile memory, asynchronous also means that data is latched with the WE<sub>n</sub> signal for the write operation and the RE<sub>n</sub> signal for the read operation.

**block:** A continuous range of memory addresses. (Ref. IEC 748-2 and JESD88.)

NOTE 1 The number of addresses included in the range is frequently equal to  $2^n$ , where n is the number of bits in the address.

NOTE 2 For nonvolatile memories, a block consists of multiple pages and is the smallest addressable memory segment within a memory device for the erase operation.

**column:** In a nonvolatile memory array, a series of memory cells whose sources and/or drains are connected via a bit line.

NOTE 1 Depending on the nonvolatile memory array, the bit line is accessed via the column select transistor, the column address decoder, or other decoding scheme.

NOTE 2 In nonvolatile memory device, a column decoder accesses a bit (x1), byte (x8), word (x16), or Dword (x32) either individually or within a page.

NOTE 3 In a typical schematic of a memory array, the column is in the vertical direction.

## 2.1 Terms and definitions (cont'd)

**Dword (x32):** A sequence of 32 bits that is stored, addressed, transmitted, and operated on as a unit within a computing system.

NOTE 1 A Dword may be represented as 32 bits, as two adjacent words, or as four adjacent bytes. When shown as bits, the least significant bit is bit 0 and the most significant bit is bit 31; the most significant bit is shown on the left. When shown as words, the least significant word (lower) is word 0 and the most significant (upper) word is word 1. When shown as bytes, the least significant byte is byte 0 and the most significant byte is byte 3.

NOTE 2 See Figure 1 for a description of the relationship between bytes, words, and Dwords.

**latching edge:** The rising or falling edge of a waveform that initiates a latch operation.

NOTE 1 For a NAND nonvolatile memory the latching edge is the edge of the CK or DQS signal on which the contents of the data bus are latched for the source synchronous data interface.

NOTE 2 For a NAND nonvolatile data cycles, the latching edge is both the rising and falling edges of the DQS signal.

NOTE 3 For a NAND nonvolatile command and address cycles, the latching edge for the source synchronous interface is the rising edge of the CK signal.

**NAND defect area:** A designated location within the NAND memory where factory defects are identified by the manufacturer.

NOTE 1 The location is a portion of either the first page and/or the last page of the factory-marked defect block, this defect area in each page is defined as (# of data bytes) to (# of data bytes + # of spare bytes -1).

NOTE 2 For an 8-bit data access NAND memory device, the manufacturer sets the first byte in the defect area of the first or last page of the defect block to a value of 00h.

NOTE 3 For a 16-bit data access NAND memory device, the manufacturer sets the first word in the defect area of the first or last page of the defect block to a value of 0000h.

**NAND nonvolatile memory device:** The packaged NAND nonvolatile memory unit containing one or more NAND targets.

NOTE This is referred to as "device" in this standard.

**NAND row address:** An address referencing the LUN, block, and page to be accessed.

NOTE 1 The page address uses the least significant row address bits.

NOTE 2 The block address uses the middle row address bits.

NOTE 3 The LUN address uses the most significant row address bits.

**page:** The smallest nonvolatile memory array segment, within a device, that can be addressed for read or program operations.

**page register:** A register used to transfer data from a page in the memory array for a read operation or to transfer data to a page in the memory array for a program operation.

**read request (for a nonvolatile memory):** A data output cycle request from the host that results in a data transfer from the device to the host.

**source synchronous (for a nonvolatile memory):** Describing an operation in which the strobe signal (DQS) is transmitted with the data to indicate when the data should be latched.

NOTE The strobe signal (DQS) is similar in concept to an additional data bus bit.

## 2.1 Terms and definitions (cont'd)

**status register (SR[x]):** A register within a particular LUN containing status information about that LUN.

NOTE SR[x] refers to bit "x" within the status register.

**target:** A nonvolatile memory component with a unique chip enable (CE\_n) select pin.

**word (x16):** A sequence of 16 bits that is stored, addressed, transmitted, and operated on as a unit within a computing system.

NOTE 1 A word may be represented as 16 bits or as two adjacent bytes. When shown as bits, the least significant bit is bit 0 and the most significant bit is bit 15; the most significant bit is shown on the left. When shown as bytes, the least significant byte (lower) is byte 0 and the most significant byte is byte 2.

NOTE 2 See Figure 1 for a description of the relationship between bytes, words, and Dwords.

## 2.2 Abbreviations

**DDR:** Abbreviation for "double data rate".

**LUN (logical unit number):** The minimum memory array size that can independently execute commands and report status.

**N/A:** Abbreviation for "not applicable". Fields marked as "na" are not used.

**O/M:** Abbreviation for Optional/Mandatory requirement. When the entry is set to "M", the item is mandatory. When the entry is set to "O", the item is optional.

## 2.3 Conventions

### 2.3.1 Active-low signals

While the preferred method for indicating a signal that is active when low is to use the over-bar as in  $\overline{CE}$ , the difficulty in producing this format has resulted in several alternatives meant to be equivalents. These are the use of a CE reverse solidus (  $\backslash$  ) or the trailing underscore (  $\_$  ) following the signal name as in CE $\backslash$  and CE $\_$ . In this publication " $\_n$ " is used to indicate an active low signal (i.e., an inverted logic sense).

### 2.3.2 Signal names

The names of abbreviations, initials, and acronyms used as signal names are in all uppercase (e.g., CE\_n). Fields containing only one bit are usually referred to as the "name bit" instead of the "name field". Numerical fields are unsigned unless otherwise indicated.

### 2.3.3 Precedence in case of conflict

If there is a conflict between text, figures, state machines, timing diagrams, and/or tables, the precedence shall be state machine, timing diagrams, tables, figures, and text.

## 2.4 Keywords

Several keywords are used to differentiate between different levels of requirements or suggestions.

**mandatory:** A keyword indicating items to be implemented as defined by a standard. Users are required to implement all such mandatory requirements to ensure interoperability with other products that conform to the standard.

**may:** A keyword that indicates flexibility of choice between stated alternatives or possibly nothing with no implied preference.

**optional:** A keyword that describes features that are not required by the specification. However, if any optional feature defined by the specification is implemented, that feature shall be implemented in the way defined by the specification.

**reserved:** A keyword indicating reserved bits, bytes, words, fields, and opcode values that are set-aside for future standardization. Their use and interpretation may be specified by future extensions to this or other specifications. A reserved bit, byte, word, or field may be cleared to zero or in accordance with a future extension to this publication. A host should not read/use reserved information.

**shall:** A keyword indicating a mandatory requirement.

**should:** A keyword indicating flexibility of choice with a strongly preferred alternative. This is equivalent to the phrase "it is recommended".

## 2.5 Byte, Word and Dword Relationships

Figure 1 illustrates the relationship between bytes, words and Dwords




Figure 1 — Byte, word and Dword relationships

2.6 Pin description

Table 1 — Pin description

Name	Input/Output	Description
IO0 ~ IO7(~ IO15) DQ0 ~ DQ7 DQ0_x ~ DQ7_x	I/O	<p>DATA INPUTS/OUTPUTS</p> <p>These signals are used to input command, address and data, and to output data during read operations. The signals float to high-z when the chip is deselected or when the outputs are disabled. IO0 ~ IO15 are used in a 16-bit wide target configuration. With multi channel support, IO0_0~IO7_0 and IO0_1~IO7_1 are used for IOs of channel 0 and IOs of channel 1 respectively. Also known as DQ0~DQ7 for Toggle DDR and Synchronous DDR.</p> <p>The number after the underscore represents the channel. For example, DQ0_0 indicates DQ0 of channel-0 and DQ0_1 does DQ0 of channel-1.</p>
CLE_x	I	<p>COMMAND LATCH ENABLE</p> <p>The CLE_x signal is one of the signals used by the host to indicate the type of bus cycle (command, address, data).</p>
ALE_x	I	<p>ADDRESS LATCH ENABLE</p> <p>The ALE_x signal is one of the signals used by the host to indicate the type of bus cycle (command, address, data).</p>
CEx_x_n	I	<p>CHIP ENABLE</p> <p>The CEx_x_n input is the target selection control. When CEx_x_n is high and the target is in the ready state, the target goes into a low-power standby state. When CEx_x_n is low, the target is selected.</p>
WE_x_n	I	<p>WRITE ENABLE</p> <p>The WE_x_n input controls writes to the I/O port. For Asynchronous SDR Data, commands, addresses are latched on the rising edge of the WE_x_n pulse. For Toggle DDR commands, addresses are latched on the rising edge of the WE_x_n pulse.</p>
R/B_x_n	O	<p>READY/BUSY OUTPUT</p> <p>The R/B_x_n output indicates the status of the target operation. When low, it indicates that one or more operations are in progress and returns to high state upon completion. It is an open drain output and does not float to high-z condition when the chip is deselected or when outputs are disabled.</p>
RE_x_n (RE_x_t)	I	<p>READ ENABLE</p> <p>The RE_x_n input is the serial data-out control. For Asynchronous SDR Data is valid tREA after the falling edge and for Toggle DDR Data is valid after the falling edge &amp; rising edge of RE_x_n which also increments the internal column address counter by each one.</p>
RE_x_c	I	<p>Complement of Read Enable</p> <p>This is the complementary signal to Read Enable</p>
DQS_x (DQS_x_t)	I/O	<p>Data Strobe</p> <p>The data strobe signal that indicates the data valid window for Toggle DDR and Synchronous DDR data interface. Output with read data, input with write data. Edge-aligned with read data, centered in write data.</p>
DQS_x_c	I/O	<p>Complement of Data Strobe</p> <p>This is the complementary signal to Data Strobe.</p>
W/R_x	I	<p>Write/Read Direction</p> <p>The Write/Read Direction signal indicates the owner of the DQ bus and DQS signal in the Synchronous DDR data interface. This signal shares the same pin as RE_x_n in the asynchronous data interface.</p>

2.6 Pin description (cont'd)

Table 1 — Pin description (cont'd)

Name	Input/ Output	Description
CK_x	I	Clock The Clock signal is used as the clock in Synchronous DDR data interface. This signal shares the same pin as WE_x_n in the asynchronous data interface.
WP_x_n <sup>3,4</sup>	I	WRITE PROTECT The WP_x_n disables the Flash array program and erase operations.
ODT_x_n <sup>3,4</sup>	I	ODT (On Die Termination) Pin This signal enables and disables termination on the NAND DQ, DQS, RE bus according to the specified set feature settings.
Vcc	I	POWER VCC is the power supply for device.
VccQ	I	I/O POWER The VccQ is the power supply for input and/or output signals.
Vss	I	GROUND The Vss signal is the power supply ground.
VssQ	I	I/O GROUND The VssQ signal is the ground for input and/or output signals
VSPx	n/a	Vendor Specific The function of these signals is defined and specified by the NAND vendor. Any VSP signal not used by the NAND vendor shall not be connected internal to the device.
VREFQ	n/a	Reference voltage This is used as an external voltage reference.
RZQ_x	Supply	Reference pin for ZQ calibration This is used on ZQ calibration and RZQ ball shall be connected to Vss through 300ohm resistor
ENi / ENo	I/O	Enumeration pins These pins may be used for ONFI NAND
R	n/a	Reserved These pins shall not be connected by host.
RFU	n/a	Reserved For Future use These pins may be assigned for certain functions in the future
NU	n/a	Not Usable A pin that is not to be used in normal applications and that may or may not have an internal connection.
NC	n/a	No (internal) connection A pin that has no internal connection and that can be used as a support for external wiring without disturbing the function of the device, provided that the voltage applied to this terminal (by means of wiring) does not exceed the highest supply voltage rating of the circuit.
<p>NOTE 1 All Vcc, VccQ and Vss pins of each device shall be connected to common power supply outputs.</p> <p>NOTE 2 All Vcc, VccQ, Vss and VssQ shall not be disconnected.</p> <p>NOTE 3 Some vendor define WP_x_n pin as multi-function. User can use ODT_x_n instead of WP_x_n via set-feature. The default mode of this multi-function pin is WP_x_n.</p> <p>NOTE 4 WP/ODT mode selection should be set to WP before power-off to make the pin working as Write Protect for protecting against data corruption at power-off.</p>		

### 3 Physical Interface

#### 3.1 AC/DC operating condition

**Table 2 — Single-Ended AC and DC Input Levels for control signals<sup>1)</sup> and DQ-related signals<sup>2)</sup>**

Parameter	Symbol	Min.	Max.	Unit
DC input high for control signals <sup>1)</sup>	VIH.CNT(DC)	$0.7 \cdot V_{CCQ}$	$V_{CCQ}$	V
DC input low for control signals <sup>1)</sup>	VIL.CNT(DC)	$V_{SSQ}$	$0.3 \cdot V_{CCQ}$	
AC input high for control signals <sup>1)</sup>	VIH.CNT(AC)	$0.8 \cdot V_{CCQ}$	Overshoot spec	
AC input low for control signals <sup>1)</sup>	VIL.CNT(AC)	Undershoot spec	$0.2 \cdot V_{CCQ}$	
DC input high for DQ-related signals <sup>2)</sup> w/o VREFQ	VIH.DQ(DC)	$0.7 \cdot V_{CCQ}$	$V_{CCQ}$	
DC input low for DQ-related signals <sup>2)</sup> w/o VREFQ	VIL.DQ(DC)	$V_{SSQ}$	$0.3 \cdot V_{CCQ}$	
AC input high for DQ-related signals <sup>2)</sup> w/o VREFQ	VIH.DQ(AC)	$0.8 \cdot V_{CCQ}$	Overshoot spec	
AC input low for DQ-related signals <sup>2)</sup> w/o VREFQ	VIL.DQ(AC)	Undershoot spec	$0.2 \cdot V_{CCQ}$	
DC input high for DQ-related signals <sup>2)</sup> w/ VREFQ (1.8V VccQ)	VIH.DQ(DC)	Note 3)	$V_{CCQ}$	
DC input low for DQ-related signals <sup>2)</sup> w/ VREFQ (1.8V VccQ)	VIL.DQ(DC)	$V_{SSQ}$	Note 3)	
AC input high for DQ-related signals <sup>2)</sup> w/ VREFQ (1.8V VccQ)	VIH.DQ(AC)	Note 3)	Note 3)	
AC input low for DQ-related signals <sup>2)</sup> w/ VREFQ (1.8V VccQ)	VIL.DQ(AC)	Note 3)	Note 3)	
DC input high for DQ-related signals <sup>2)</sup> w/ VREFQ (1.2V VccQ)	VIH.DQ(DC)	$V_{REFQ} + 0.1$	$V_{CCQ}$	
DC input low for DQ-related signals <sup>2)</sup> w/ VREFQ (1.2V VccQ)	VIL.DQ(DC)	$V_{SSQ}$	$V_{REFQ} - 0.1$	
AC input high for DQ-related signals <sup>2)</sup> w/ VREFQ (1.2V VccQ)	VIH.DQ(AC)	$V_{REFQ} + 0.15$	Overshoot spec	
AC input low for DQ-related signals <sup>2)</sup> w/ VREFQ (1.2V VccQ)	VIL.DQ(AC)	Undershoot spec	$V_{REFQ} - 0.15$	

NOTE 1 Control signals are CE\_n, WE\_n, WP\_n, ALE and CLE  
 NOTE 2 DQ-related signals are RE\_n, DQS\_n, DQs  
 NOTE 3 Refer to vendor specification

### 3.1 AC/DC operating condition (cont'd)

**Table 3 — Single-Ended AC and DC Output Levels for control signals<sup>1)</sup> and DQ-related signals<sup>2)</sup>**

Parameter	Symbol	Min.	Max.	Unit
DC Output high for control signals	VOH.CNT(DC)	$0.7 \cdot V_{CCQ}$	-	V
DC Output low for control signals	VOL.CNT(DC)	-	$0.3 \cdot V_{CCQ}$	
AC Output high for control signals	VOH.CNT(AC)	$0.8 \cdot V_{CCQ}$	-	
AC Output low for control signals	VOL.CNT(AC)	-	$0.2 \cdot V_{CCQ}$	
AC Output high for DQ-related signals (1.2 V VccQ)	VOH.DQ(AC) (w/ termination)	$V_{TT} + 0.1 \cdot V_{CCQ}$	-	
AC Output low for DQ-related signals (1.2 V VccQ)	VOL.DQ(AC) (w/ termination)	-	$V_{TT} - 0.1 \cdot V_{CCQ}$	

NOTE 1 Control signals are R/B\_n  
NOTE 2 DQ-related signals are DQS\_n, DQs

**Table 4 — Differential AC and DC Input/Output Levels (1.2V VccQ)**


Parameter	Symbol	Min.	Unit
DC differential input <sup>1)</sup>	VID(DC)	0.2	V
AC differential input	VID(AC)	0.3	
AC differential output	VOD(AC)	$0.2 \cdot V_{CCQ}$	

NOTE 1 VID(AC) specifies the input differential voltage  $|V_{TR} - V_{CP}|$  required for switching, where  $V_{TR}$  is the "true" input signal and  $V_{CP}$  is the "complementary" input signal. The minimum value is equal to  $V_{IH}(AC) - V_{IL}(AC)$ .

**Table 5 — Differential signals cross point (1.2V VccQ)**

Parameter	Symbol	Min.	Max.	Unit
AC differential input cross point <sup>1)</sup>	$V_{IX}$	$0.5 \cdot V_{CCQ} - 0.12$	$0.5 \cdot V_{CCQ} + 0.12$	V
AC differential output cross point <sup>2)</sup>	$V_{OX}$	$0.5 \cdot V_{CCQ} - 0.15$	$0.5 \cdot V_{CCQ} + 0.15$	

NOTE 1 The typical value of  $V_{IX}$  is expected to be about  $0.5 \cdot V_{CCQ}$  of the transmitting device and  $V_{IX}(AC)$  is expected to track variations in  $V_{CCQ}$ .  $V_{IX}(AC)$  indicates the voltage at which differential input signals must cross.  
NOTE 2  $V_{OX}$  shall be guaranteed only after ZQ calibration completed.



**Figure 2 — Differential signal levels**


### 3.2 AC Overshoot/Undershoot Requirements

The device may have AC overshoot or undershoot from  $V_{CCQ}$  and  $V_{SSQ}$  levels. Table 6 defines the maximum values that the AC overshoot or undershoot may attain. These values apply for 1.2 V  $V_{CCQ}$  levels.

**Table 6 — AC Overshoot/Undershoot Specification (1.2V  $V_{CCQ}$ )**

Parameter	Maximum value						Unit
	~200MHz	~266MHz	~333MHz	~400MHz	~533MHz	~600MHz	
Max. peak amplitude allowed for overshoot area	0.35						V
Max. peak amplitude allowed for undershoot area	0.35						V
Max. overshoot area above $V_{CCQ}$	0.40	0.30	0.24	0.20	0.15	0.13	V*ns
Max. undershoot area above $V_{SSQ}$	0.40	0.30	0.24	0.20	0.15	0.13	V*ns

NOTE 1 This standard is intended for devices with no clamp protection and is guaranteed by design.



**Figure 3 — Overshoot/Undershoot Diagram**

### 3.3 Recommended DC Operating Conditions

#### 3.3.1 DC Supply Voltage

Lower voltage is generally more preferred for high speed operation in terms of signal integrity and power consumption. 1.2 V  $V_{CCQ}$  is recommended to enable speeds up to 800Mbps. A NAND device shall support at least one of 3.3 V  $V_{CCQ}$  or 1.8 V  $V_{CCQ}$  or 1.2 V  $V_{CCQ}$ .

**Table 7 — Supply Voltage Parameter Description**

Parameter	Symbol	Min	Typ	Max	Units
Supply voltage for 3.3 V devices <sup>2</sup>	$V_{CC}$	2.7	3.3	3.6	V
Supply voltage for 2.5 V devices <sup>2</sup>	$V_{CC}$	2.35	2.5	2.75	V
Supply voltage for 1.8 V devices <sup>2</sup>	$V_{CC}$	1.7	1.8	1.95	V
Supply voltage for 3.3 V I/O signaling <sup>2</sup>	$V_{CCQ}$	2.7	3.3	3.6	V
Supply voltage for 1.8 V I/O signaling <sup>2</sup>	$V_{CCQ}$	1.7	1.8	1.95	V
Supply voltage for 1.2 V I/O signaling	$V_{CCQ}$	1.14	1.2	1.26	V
Ground voltage supply	$V_{SS}$	0	0	0	V
Ground voltage supply for I/O signaling <sup>2</sup>	$V_{SSQ}$	0	0	0	V
External voltage supply <sup>1</sup>	$V_{PP}$	10.8	12.0	13.2	V

NOTE 1 The maximum external voltage supply ( $I_{pp}$ ) is 5 mA per LUN.

NOTE 2 AC noise requirements on  $V_{CC}$  and  $V_{CCQ}$  are the following:

- From 10KHz to 40MHz, the AC noise shall be less than +/- 3% of the nominal voltage
- From 40MHz to 800MHz, the AC noise shall always be less than +/- 3% of the nominal voltage. If the AC noise is more than +/- 1% of the nominal voltage, a different vendor specific tQSH/tQSL value may be specified.
- More than 800MHz, the AC noise shall be less than +/- 3% of the nominal voltage.

#### 3.3.2 DC Output leakage current requirements for $V_{CCQ}$ of 1.8 V and $V_{CCQ}$ of 1.2 V

**Table 8 — DC output leakage current requirements (ILO) for conditions for  $V_{CCQ}$  of 1.8 V and for  $V_{CCQ}$  of 1.2 V**

Symbol	Parameter	Max
$ILO_{pd}$	Pull-Down Output leakage current: DQ are disabled: $V_{OUT}=V_{CCQ}$ ;	$7\mu A^1$ $15\mu A^{1,2}$
$ILO_{pu}$	Pull-Up Output leakage current: DQ are disabled: $V_{OUT}=0V$ ; ODT disabled	$7\mu A^1$ $15\mu A^{1,2}$

NOTE 1 Absolute leakage value per DQ pin per NAND die. The following signals are required to meet output leakage (DQ[7:0], DQS\_t, DQS\_c, RE\_t, RE\_c)

NOTE 2 15uA Max spec is for devices that support I/O operation >800 MT/s

### 3.4 Absolute Maximum DC Ratings

**Table 9 — Absolute Maximum DC Ratings**

Parameter	Symbol	Rating	Units
VPP Supply Voltage	$V_{PP}$	-0.6 to +16	V
<i>Vcc = 3.3V and VccQ = 3.3V nominal</i>			
Vcc Supply Voltage	$V_{CC}$	-0.6 to +4.6	V
Voltage Input	$V_{IN}$	-0.6 to +4.6	V
VccQ Supply Voltage	$V_{CCQ}$	-0.6 to +4.6	V
<i>Vcc = 3.3V and VccQ = 1.8V nominal</i>			
Vcc Supply Voltage	$V_{CC}$	-0.6 to +4.6	V
Voltage Input	$V_{IN}$	-0.2 to +2.4	V
VccQ Supply Voltage	$V_{CCQ}$	-0.2 to +2.4	V
<i>Vcc = 3.3V and VccQ = 1.2V nominal</i>			
Vcc Supply Voltage	$V_{CC}$	-0.6 to +4.6	V
Voltage Input	$V_{IN}$	-0.2 to +1.5	V
VccQ Supply Voltage	$V_{CCQ}$	-0.2 to +1.5	V
<i>Vcc = 2.5V and VccQ = 1.8V nominal</i>			
Vcc Supply Voltage	$V_{CC}$	-0.3 to +3.2	V
Voltage Input	$V_{IN}$	-0.2 to +2.4	V
VccQ Supply Voltage	$V_{CCQ}$	-0.2 to +2.4	V
<i>Vcc = 2.5V and VccQ = 1.2V nominal</i>			
Vcc Supply Voltage	$V_{CC}$	-0.3 to +3.2	V
Voltage Input	$V_{IN}$	-0.2 to +1.5	V
VccQ Supply Voltage	$V_{CCQ}$	-0.2 to +1.5	V
<i>Vcc = 1.8V and VccQ = 1.8V nominal</i>			
Vcc Supply Voltage	$V_{CC}$	-0.2 to +2.4	V
Voltage Input	$V_{IN}$	-0.2 to +2.4	V
VccQ Supply Voltage	$V_{CCQ}$	-0.2 to +2.4	V

## 4 Package and Addressing

### 4.1 BGA-63 (Single x8 / x16 BGA)

Figure 4 defines the ball assignments for devices using NAND Single x8 / x16 BGA packaging with 8-bit data access for the asynchronous SDR data interface. Figure 5 defines the ball assignments for devices using NAND Single x8 / x16 BGA packaging with 8-bit data access for the synchronous DDR data interface. Figure 6 defines the ball assignments for devices using NAND Single x8 / x16 BGA packaging with 16-bit data access for the asynchronous SDR data interface. The NAND Single x8/x16 BGA package with 16-bit data access does not support the Synchronous DDR data interface.

This package uses MO-201

	1	2	3	4	5	6	7	8	9	10
A	NC	NC							NC	NC
B	NC								NC	NC
C			WP_n	ALE	VSS	CE0_n	WE_n	R/B0_n		
D			VCC	RE_n	CLE	CE1_n	CE2_n	R/B1_n		
E			NC	NC	NC	NC	CE3_n	R/B2_n		
F			NC	NC	NC	NC	VSS	R/B3_n		
G			VSP3	VCC	VSP1	NC	NC	VSP2		
H			NC	IO0	NC	NC	NC	VCCQ		
J			NC	IO1	NC	VCCQ	IO5	IO7		
K			VSSQ	IO2	IO3	IO4	IO6	VSSQ		
L	NC	NC							NC	NC
M	NC	NC							NC	NC

Figure 4 — Ball assignments for 8-bit data access, asynchronous SDR only data interface

4.1 BGA-63 (Single x8 / x16 BGA) (cont'd)

	1	2	3	4	5	6	7	8	9	10
A	NC	NC							NC	NC
B	NC								NC	NC
C			WP_n	ALE	VSS	CE0_n	NC	R/B0_n		
D			VCC	W/R_n or RE_0_n	CLE	CE1_n	CE2_n	R/B1_n		
E			NC	NC	NC	NC	CE3_n	R/B2_n		
F			NC	NC	VREFQ	NC	VSS	R/B3_n		
G			VSP3	VCC	VSP1	NC	NC	VSP2		
H			NC	DQ0	DQS_c	CK_c	CK or WE_0_n	VCCQ		
J			NC	DQ1	DQS	VCCQ	DQ5	DQ7		
K			VSSQ	DQ2	DQ3	DQ4	DQ6	VSSQ		
L	NC	NC							NC	NC
M	NC	NC							NC	NC

NOTE 1 WE\_n is located at ball H7 when a Synchronous DDR capable part is used in asynchronous SDR mode.

Figure 5 — Ball assignments for 8-bit data access, Synchronous DDR data interface

4.1 BGA-63 (Single x8 / x16 BGA) (cont'd)

	1	2	3	4	5	6	7	8	9	10
A	NC	NC							NC	NC
B	NC								NC	NC
C			WP_n	ALE	VSS	CE0_n	WE_n	R/B0_n		
D			VCC	RE_n	CLE	CE1_n	CE2_n	R/B1_n		
E			NC	NC	NC	NC	CE3_n	R/B2_n		
F			NC	NC	NC	NC	VSS	R/B3_n		
G			VSP3	VCC	VSP1	IO13	IO15	VSP2		
H			IO8	IO0	IO10	IO12	IO14	VCCQ		
J			IO9	IO1	IO11	VCCQ	IO5	IO7		
K			VSSQ	IO2	IO3	IO4	IO6	VSSQ		
L	NC	NC							NC	NC
M	NC	NC							NC	NC

Figure 6 — Ball assignments for 16-bit, asynchronous SDR only data access

#### 4.2 BGA-100 (Dual x8 BGA)

Figure 7 defines the ball assignments for devices using NAND Dual x8 BGA packaging with dual 8-bit data access for the asynchronous SDR data interface. Figure 8 defines the ball assignments for devices using NAND Dual x8 BGA packaging with dual 8-bit data access for the Toggle DDR or Synchronous DDR data interface. The minimum package size is 12x18mm and the maximum package size is 14x18mm.

This package uses MO-304.

	1	2	3	4	5	6	7	8	9	10
A	R	R							R	R
B	R									R
C										
D		R	VSP	VSP2_1	WP_1_n	VSP1_1	VSP0_1	VSP	R	
E		R	VSP	VSP2_0	WP_0_n	VSP1_0	VSP0_0	VSP	VDDi	
F		VCC	VCC	VCC	VCC	VCC	VCC	VCC	VCC	
G		VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	
H		VSSQ	VCCQ	R	R	R/B0_1_n	R/B1_1_n or ENo	VCCQ	VSSQ	
J		IO0_1	IO2_1	ALE_1	CE1_1_n	R/B0_0_n	R/B1_0_n	IO5_1	IO7_1	
K		IO0_0	IO2_0	ALE_0	CE1_0_n or ENi	CE0_1_n	CE0_0_n	IO5_0	IO7_0	
L		VCCQ	VSSQ	VCCQ	CLE_1	RE_1_n	VCCQ	VSSQ	VCCQ	
M		IO1_1	IO3_1	VSSQ	CLE_0	RE_0_n	VSSQ	IO4_1	IO6_1	
N		IO1_0	IO3_0	NC	NC	NC	WE_1_n	IO4_0	IO6_0	
P		VSSQ	VCCQ	NC	NC	NC	WE_0_n	VCCQ	VSSQ	
R										
T	R									R
U	R	R							R	R

Figure 7 — Ball assignments for dual 8-bit data access, asynchronous SDR data interface

4.2 BGA-100 (Dual x8 BGA) (cont'd)


	1	2	3	4	5	6	7	8	9	10
A	R	R							R	R
B	R									R
C										
D		R	VSP	VSP2_1	WP_1_n	VSP1_1	VSP0_1	VSP	R	
E		R	VSP	VSP2_0	WP_0_n	VSP1_0	VSP0_0	VSP	VDDi	
F		VCC	VCC	VCC	VCC	VCC	VCC	VCC	VCC	
G		VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	
H		VSSQ	VCCQ	VREFQ_1	VREFQ_0	R/B0_1_n	R/B1_0_n or ENo	VCCQ	VSSQ	
J		DQ0_1	DQ2_1	ALE_1	CE1_1_n	R/B0_0_n	R/B1_0_n	DQ5_1	DQ7_1	
K		DQ0_0	DQ2_0	ALE_0	CE1_0_n or ENi	CE0_1_n	CE0_0_n	DQ5_0	DQ7_0	
L		VCCQ	VSSQ	VCCQ	CLE_1	W/R_1_n or RE_1_n	VCCQ	VSSQ	VCCQ	
M		DQ1_1	DQ3_1	VSSQ	CLE_0	W/R_0_n or RE_0_n	VSSQ	DQ4_1	DQ6_1	
N		DQ1_0	DQ3_0	DQS_1_c	DQS_1	RE_1_c	CK_1 or WE_1_n	DQ4_0	DQ6_0	
P		VSSQ	VCCQ	DQS_0_c	DQS_0	RE_0_c	CK_0 or WE_0_n	VCCQ	VSSQ	
R										
T	R									R
U	R	R							R	R

Figure 8 — Ball assignments for dual 8-bit data access, Toggle DDR or Synchronous DDR data interface

**4.3 LGA-52**

Figure 9 defines the pad assignments for devices using NAND LGA packaging with 8-bit data access. An option is specified for two independent 8-bit data buses. Figure 10 defines the pad assignments for devices using NAND LGA packaging with 16-bit data access. The minimum package size is 12x17 mm and the maximum package size is 14x18 mm. These NAND LGA packages only support the asynchronous SDR data interface. The indicator (the empty circle in these diagrams) in the lower left of the package is a physical package marker that indicates the appropriate orientation of the package.

The NAND LGA package uses MO-303.



**Figure 9 — LGA pinout for 8-bit data access**

4.3 LGA-52 (cont'd)




Figure 10 — LGA pinout for 16-bit data access

4.4 BGA-152/132/136 (Dual x8 BGA)

Figure 11 to Figure 13 define the ball assignments for devices using NAND Dual x8 BGA Evolutionary packaging with dual 8-bit data access for the Toggle DDR or Synchronous DDR data interface. Figure 14 to Figure 16 define the ball assignments for devices using NAND Dual x8 BGA Evolutionary packaging with dual 8-bit data access for the asynchronous SDR data interface. 152 BGA is a standard package and 132/136 BGA are the subset packages of 152 BGA for the small size package. NC balls indicate mechanical support balls with no internal connection. NU balls at four corner areas indicate mechanical support balls with possible internal connection. Therefore NU balls landing pad must be isolated. Any of the support ball locations may or may not be populated with a ball depending upon the NAND Flash Vendor's actual package size. Therefore it's recommended to consider landing pad location for all possible support balls based upon maximum package size allowed in the application.

4.4 BGA-152/132/136 (Dual x8 BGA) (cont'd)

The BGA package uses MO-304.

	1	2	3	4	5	6	7	8	9	10	11	12	13
A	NC	NC	NC	NC						NC	NC	NC	NC
B	NC	NC	NC	NC						NC	NC	NC	NC
C	NU	NU	NU	NU						NU	NU	NU	NU
D	NU	NU	VCCQ	VCCQ	DQ3_1	VSS		VCC	DQ4_1	VCCQ	VCCQ	NU	NU
E	NU	NU	VSSQ	DQ2_1	VSSQ	DQS_1 (DQS_1_t)		RE_1_n (RE_1_t) or W/R_1_n	VSSQ	DQ5_1	VSSQ	NU	NU
F			DQ0_1	DQ1_1	DQS_1_c	RE_1_c		WE_1_n or CK_1	VREFQ_1	DQ6_1	DQ7_1		
G			VSSQ	VCCQ	ALE_1	CLE_1		CE3_1_n	CE2_1_n	VCCQ	VSSQ		
H			ENo or NU	ENi or NU	WP_1_n or ODT_1_n	NU		CE1_1_n	CE0_1_n	RZQ_1	NU		
J			VSS	VCC	R/B0_0_n	R/B1_0_n		R/B1_1_n	R/B0_1_n	VCC	VSS		
K			NU	RZQ_0	CE0_0_n	CE1_0_n		NU or Vpp	WP_0_n or ODT_0_n	NU	VDDi or NU		
L			VSSQ	VCCQ	CE2_0_n	CE3_0_n		CLE_0	ALE_0	VCCQ	VSSQ		
M			DQ7_0	DQ6_0	VREFQ_0	WE_0_n or CK_0		RE_0_c	DQS_0_c	DQ1_0	DQ0_0		
N	NU	NU	VSSQ	DQ5_0	VSSQ	RE_0_n (RE_0_t) or W/R_0_n		DQS_0 or (DQS_0_t)	VSSQ	DQ2_0	VSSQ	NU	NU
P	NU	NU	VCCQ	VCCQ	DQ4_0	VCC		VSS	DQ3_0	VCCQ	VCCQ	NU	NU
R	NU	NU	NU	NU						NU	NU	NU	NU
T	NC	NC	NC	NC						NC	NC	NC	NC
U	NC	NC	NC	NC						NC	NC	NC	NC

Figure 11 — NAND Dual x8 BGA-152 package ball assignments for dual 8-bit data access, Toggle DDR or Synchronous DDR data interface

4.4 BGA-152/132/136 (Dual x8 BGA) (cont'd)

	1	2	3	4	5	6	7	8	9	10	11
A	NC	NC	NC						NC	NC	NC
B	NC	NC	NC						NC	NC	NC
C	NU	NU	NU						NU	NU	NU
D	NU	VCCQ	VCCQ	DQ3_1	VSS		VCC	DQ4_1	VCCQ	VCCQ	NU
E	NU	VSSQ	DQ2_1	VSSQ	DQS_1 (DQS_1_t)		RE_1_n (RE_1_t) or W/R_1_n	VSSQ	DQ5_1	VSSQ	NU
F		DQ0_1	DQ1_1	DQS_1_c	RE_1_c		WE_1_n or CK_1	VREFQ_1	DQ6_1	DQ7_1	
G		VSSQ	VCCQ	ALE_1	CLE_1		CE3_1_n	CE2_1_n	VCCQ	VSSQ	
H		ENo or NU	ENi or NU	WP_1_n or ODT_1_n	NU		CE1_1_n	CE0_1_n	RZQ_1	NU	
J		VSS	VCC	R/B0_0_n	R/B1_0_n		R/B1_1_n	R/B0_1_n	VCC	VSS	
K		NU	RZQ_0	CE0_0_n	CE1_0_n		NU or Vpp	WP_0_n or ODT_0_n	NU	VDDi NU	
L		VSSQ	VCCQ	CE2_0_n	CE3_0_n		CLE_0	ALE_0	VCCQ	VSSQ	
M		DQ7_0	DQ6_0	VREFQ_0	WE_0_n or CK_0		RE_0_c	DQS_0_c	DQ1_0	DQ0_0	
N	NU	VSSQ	DQ5_0	VSSQ	RE_0_n (RE_0_t) or W/R_0_n		DQS_0 (DQS_0_t)	VSSQ	DQ2_0	VSSQ	NU
P	NU	VCCQ	VCCQ	DQ4_0	VCC		VSS	DQ3_0	VCCQ	VCCQ	NU
R	NU	NU	NU						NU	NU	NU
T	NC	NC	NC						NC	NC	NC
U	NC	NC	NC						NC	NC	NC

Figure 12 — NAND Dual x8 BGA-132 package ball assignments for dual 8-bit data access, Toggle DDR or Synchronous DDR data interface

4.4 BGA-152/132/136 (Dual x8 BGA) (cont'd)

	1	2	3	4	5	6	7	8	9	10	11	12	13
A	NC	NC	NC	NC						NC	NC	NC	NC
B	NU	NU	NU	NU						NU	NU	NU	NU
C	NU	NU	VCCQ	VCCQ	DQ3_1	VSS		VCC	DQ4_1	VCCQ	VCCQ	NU	NU
D	NU	NU	VSSQ	DQ2_1	VSSQ	DQS_1 (DQS_1_t)		RE_1_n (RE_1_t) or W/R_1_n	VSSQ	DQ5_1	VSSQ	NU	NU
E			DQ0_1	DQ1_1	DQS_1_c	RE_1_c		WE_1_n or CK_1	VREFQ_1	DQ6_1	DQ7_1		
F			VSSQ	VCCQ	ALE_1	CLE_1		CE3_1_n	CE2_1_n	VCCQ	VSSQ		
G			ENo or NU	ENi or NU	WP_1_n or ODT_1_n	NU		CE1_1_n	CE0_1_n	RZQ_1	NU		
H			VSS	VCC	R/B0_0_n	R/B1_0_n		R/B1_1_n	R/ B0_1_n	VCC	VSS		
J			NU	RZQ_0	CE0_0_n	CE1_0_n		NU or Vpp	WP_0_n or ODT_0_n	NU	VDDi or NU		
K			VSSQ	VCCQ	CE2_0_n	CE3_0_n		CLE_0	ALE_0	VCCQ	VSSQ		
L			DQ7_0	DQ6_0	VREFQ_0	WE_0_n or CK_0		RE_0_c	DQS_0_c	DQ1_0	DQ0_0		
M	NU	NU	VSSQ	DQ5_0	VSSQ	RE_0_n (RE_0_t) or W/R_0_n		DQS_0 (DQS_0_t)	VSSQ	DQ2_0	VSSQ	NU	NU
N	NU	NU	VCCQ	VCCQ	DQ4_0	VCC		VSS	DQ3_0	VCCQ	VCCQ	NU	NU
P	NU	NU	NU	NU						NU	NU	NU	NU
R	NC	NC	NC	NC						NC	NC	NC	NC

Figure 13 — NAND Dual x8 BGA-136 package ball assignments for dual 8-bit data access, Toggle DDR or Synchronous DDR data interface

4.4 BGA-152/132/136 (Dual x8 BGA) (cont'd)

	1	2	3	4	5	6	7	8	9	10	11	12	13
A	NC	NC	NC	NC						NC	NC	NC	NC
B	NC	NC	NC	NC						NC	NC	NC	NC
C	NU	NU	NU	NU						NU	NU	NU	NU
D	NU	NU	VCCQ	VCCQ	DQ3_1	VSS		VCC	DQ4_1	VCCQ	VCCQ	NU	NU
E	NU	NU	VSSQ	DQ2_1	VSSQ	NU		RE_1_n	VSSQ	DQ5_1	VSSQ	NU	NU
F			DQ0_1	DQ1_1	NU	NU		WE_1_n	NU	DQ6_1	DQ7_1		
G			VSSQ	VCCQ	ALE_1	CLE_1		CE3_1_n	CE2_1_n	VCCQ	VSSQ		
H			ENo or NU	ENi or NU	WP_1_n or ODT_1_n	NU		CE1_1_n	CE0_1_n	RZQ_1	NU		
J			VSS	VCC	R/B0_0_n	R/B1_0_n		R/B1_1_n	R/B0_1_n	VCC	VSS		
K			NU	RZQ_0	CE0_0_n	CE1_0_n		NU or Vpp	WP_0_n or ODT_0_n	NU	VDDi or NU		
L			VSSQ	VCCQ	CE2_0_n	CE3_0_n		CLE_0	ALE_0	VCCQ	VSSQ		
M			DQ7_0	DQ6_0	NU	WE_0_n		NU	NU	DQ1_0	DQ0_0		
N	NU	NU	VSSQ	DQ5_0	VSSQ	RE_0_n		NU	VSSQ	DQ2_0	VSSQ	NU	NU
P	NU	NU	VCCQ	VCCQ	DQ4_0	VCC		VSS	DQ3_0	VCCQ	VCCQ	NU	NU
R	NU	NU	NU	NU						NU	NU	NU	NU
T	NC	NC	NC	NC						NC	NC	NC	NC
U	NC	NC	NC	NC						NC	NC	NC	NC

Figure 14 — NAND Dual x8 BGA-152 package ball assignments for dual 8-bit data access, asynchronous SDR data interface

4.4 BGA-152/132/136 (Dual x8 BGA) (cont'd)

	1	2	3	4	5	6	7	8	9	10	11
A	NC	NC	NC						NC	NC	NC
B	NC	NC	NC						NC	NC	NC
C	NU	NU	NU						NU	NU	NU
D	NU	VCCQ	VCCQ	DQ3_1	VSS		VCC	DQ4_1	VCCQ	VCCQ	NU
E	NU	VSSQ	DQ2_1	VSSQ	NU		RE_1_n	VSSQ	DQ5_1	VSSQ	NU
F		DQ0_1	DQ1_1	NU	NU		WE_1_n	NU	DQ6_1	DQ7_1	
G		VSSQ	VCCQ	ALE_1	CLE_1		CE3_1_n	CE2_1_n	VCCQ	VSSQ	
H		ENo or NU	ENi or NU	WP_1_n or ODT_1_n	NU		CE1_1_n	CE0_1_n	RZQ_1	NU	
J		VSS	VCC	R/B0_0_n	R/B1_0_n		R/B1_1_n	R/B0_1_n	VCC	VSS	
K		NU	RZQ_0	CE0_0_n	CE1_0_n		NU or Vpp	WP_0_n or ODT_0_n	NU	VDDi or NU	
L		VSSQ	VCCQ	CE2_0_n	CE3_0_n		CLE_0	ALE_0	VCCQ	VSSQ	
M		DQ7_0	DQ6_0	NU	WE_0_n		NU	NU	DQ1_0	DQ0_0	
N	NU	VSSQ	DQ5_0	VSSQ	RE_0_n		NU	VSSQ	DQ2_0	VSSQ	NU
P	NU	VCCQ	VCCQ	DQ4_0	VCC		VSS	DQ3_0	VCCQ	VCCQ	NU
R	NU	NU	NU						NU	NU	NU
T	NC	NC	NC						NC	NC	NC
U	NC	NC	NC						NC	NC	NC

Figure 15 — NAND Dual x8 BGA-132 package ball assignments for dual 8-bit data access, asynchronous SDR data interface

4.4 BGA-152/132/136 (Dual x8 BGA) (cont'd)

	1	2	3	4	5	6	7	8	9	10	11	12	13
A	NC	NC	NC	NC						NC	NC	NC	NC
B	NU	NU	NU	NU						NU	NU	NU	NU
C	NU	NU	VCCQ	VCCQ	DQ3_1	VSS		VCC	DQ4_1	VCCQ	VCCQ	NU	NU
D	NU	NU	VSSQ	DQ2_1	VSSQ	NU		RE_1_n	VSSQ	DQ5_1	VSSQ	NU	NU
E			DQ0_1	DQ1_1	NU	NU		WE_1_n	NU	DQ6_1	DQ7_1		
F			VSSQ	VCCQ	ALE_1	CLE_1		CE3_1_n	CE2_1_n	VCCQ	VSSQ		
G			ENo or NU	ENi or NU	WP_1_n or ODT_1_n	NU		CE1_1_n	CE0_1_n	RZQ_1	NU		
H			VSS	VCC	R/B0_0_n	R/B1_0_n		R/B1_1_n	R/B0_1_n	VCC	VSS		
J			NU	RZQ_0	CE0_0_n	CE1_0_n		NU or Vpp	WP_0_n or ODT_0_n	NU	VDDi or NU		
K			VSSQ	VCCQ	CE2_0_n	CE3_0_n		CLE_0	ALE_0	VCCQ	VSSQ		
L			DQ7_0	DQ6_0	NU	WE_0_n		NU	NU	DQ1_0	DQ0_0		
M	NU	NU	VSSQ	DQ5_0	VSSQ	RE_0_n		NU	VSSQ	DQ2_0	VSSQ	NU	NU
N	NU	NU	VCCQ	VCCQ	DQ4_0	VCC		VSS	DQ3_0	VCCQ	VCCQ	NU	NU
P	NU	NU	NU	NU						NU	NU	NU	NU
R	NC	NC	NC	NC						NC	NC	NC	NC

Figure 16 — NAND Dual x8 BGA-136 package ball assignments for dual 8-bit data access, asynchronous SDR data interface

#### 4.5 BGA-316 (Quad x8 BGA)

Figure 17 to Figure 18 define the ball assignments for devices using NAND Quad x8 BGA for the Toggle DDR or Synchronous DDR data interface. BGA-316 supports up to 32 CEs for the future extendibility in terms of the number of die stacks, thus Figure 17 illustrates the standard package with 16 CEs and Figure 18 shows the extended type of the package with 32 CEs. NC balls indicate mechanical support balls with no internal connection. NU balls at four corner areas indicate mechanical support balls with possible internal connection. Therefore NU balls landing pad must be isolated. Any of the support ball locations may or may not be populated with a ball depending upon the NAND Flash Vendor's actual package size. Therefore it's recommended to consider landing pad location for all possible support balls based upon maximum package size allowed in the application.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
A	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
B	NC	NC	NC	VCCQ	VSS	VCCQ	VSS	VREF Q	VCC	VSS	VCC	VSS	VCC	NC	NC	NC
C	NC	NC	VSS	VCC	VSS	DQ7_2	DQ7_0			VCCQ	VSS	ENi or NU	ENo or NU	VPP	NC	NC
D	NC	VCC	VSS	VSP	VSP	DQ6_2	DQ6_0			VSS	VSS	VSS	VSS	VSS	VCC	NC
E	NC	VCCQ	VSS	VSP	VSP	DQ5_2	DQ5_0			VSS	R/B_2	RZQ_2	VSS	VSS	RFU	NC
F	NC	VSS	VSS	VCCQ	VSS	DQ4_2	DQ4_0			VSS	R/B_0	RZQ_0	VSS	VSS	VSS	NC
G	NC	VCCQ	VSS	VCC	VSS	DQS_2 (DQS_2_t)	DQS_0 (DQS_0_t)			WP_0_n or ODT_0_n	WP_2_n or ODT_2_n	CE1_2_n	CE3_2_n	VSS	VCC	NC
H	NC	VCC	VSS	VCCQ	VSS	DQS_2_c	DQS_0_c			CLE_0	CLE_2	CE1_0_n	CE3_0_n	VSS	RFU	NC
J	NC	VSP	VSP	VSS	DQ3_2	DQ3_0	RE_2_c			RE_0_c	ALE_2	CE0_2_n	CE2_2_n	VSS	VSS	NC
K	NC	VCCQ	VSS	VSS	DQ2_2	DQ2_0	RE_2_n (RE_2_t) or W/R_2_n			RE_0_n (RE_0_t) or W/R_0_n	ALE_0	CE0_0_n	CE2_0_n	VSS	VCC	NC
L	NC	VDDi	VREFQ	VSP	DQ1_2	DQ1_0	WE_2_n or CK_2			WE_0_n or CK_0	DQ0_1	DQ0_3	VSP	VSS	VCCQ	NC
M	NC	VCCQ	VSS	VSP	DQ0_2	DQ0_0	WE_1_n or CK_1			WE_3_n or CK_3	DQ1_1	DQ1_3	VSP	VREFQ	VDDi	NC
N	NC	VCC	VSS	CE2_1_n	CE0_1_n	ALE_1	RE_1_n (RE_1_t) or W/R_1_n			RE_3_n (RE_3_t) or W/R_3_n	DQ2_1	DQ2_3	VSS	VSS	VCCQ	NC
P	NC	VSS	VSS	CE2_3_n	CE0_3_n	ALE_3	RE_1_c			RE_3_c	DQ3_1	DQ3_3	VSS	VSP	VSP	NC
R	NC	RFU	VSS	CE3_1_n	CE1_1_n	CLE_3	CLE_1			DQS_1_c	DQS_3_c	VSS	VCCQ	VSS	VCC	NC
T	NC	VCC	VSS	CE3_3_n	CE1_3_n	WP_3_n or ODT_3_n	WP_1_n or ODT_1_n			DQS_1 (DQS_1_t)	DQS_3 (DQS_3_t)	VSS	VCC	VSS	VCCQ	NC
U	NC	VSS	VSS	VSS	RZQ_1	R/B_1	VSS			DQ4_1	DQ4_3	VSS	VCCQ	VSS	VSS	NC
V	NC	RFU	VSS	VSS	RZQ_3	R/B_3	VSS			DQ5_1	DQ5_3	VSP	VSP	VSS	VCCQ	NC
W	NC	VCC	VSS	VSS	VSS	VSS	VSS			DQ6_1	DQ6_3	VSP	VSP	VSS	VCC	NC
Y	NC	NC	VPP	RFU	RFU	VSS	VCCQ			DQ7_1	DQ7_3	VSS	VCC	VSS	NC	NC
AA	NC	NC	NC	VCC	VSS	VCC	VSS	VCC	VREF Q	VSS	VCCQ	VSS	VCCQ	NC	NC	NC
AB	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC

Figure 17 — NAND Quad x8 BGA- 316 package ball assignments for quad 8-bit data access with up to 16 CE\_ns and 4 R/Bs, Toggle DDR or Synchronous DDR data interface

4.5 BGA-316 (Quad x8 BGA) (cont'd)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
A	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
B	NC	NC	NC	VCCQ	VSS	VCCQ	VSS	VREF Q	VCC	VSS	VCC	VSS	VCC	NC	NC	NC
C	NC	NC	VSS	VCC	VSS	DQ7_2	DQ7_0			VCCQ	VSS	ENi or NU	ENo or NU	VPP	NC	NC
D	NC	VCC	VSS	VSP	VSP	DQ6_2	DQ6_0			VSS	VSS	VSS	VSS	VSS	VCC	NC
E	NC	VCCQ	VSS	VSP	VSP	DQ5_2	DQ5_0			VSS	R/B0_2	RZQ_2	CE6_2_n	CE7_2_n	RFU	NC
F	NC	VSS	VSS	VCCQ	VSS	DQ4_2	DQ4_0			VSS	R/B0_0	RZQ_0	CE6_0_n	CE7_0_n	VSS	NC
G	NC	VCCQ	VSS	VCC	VSS	DQS_2 (DQS_2_t)	DQS_0 (DQS_0_t)			WP_0_n or ODT_0_n	WP_2_n or ODT_2_n	CE1_2_n	CE3_2_n	CE5_2_n	VCC	NC
H	NC	VCC	VSS	VCCQ	VSS	DQS_2_c	DQS_0_c			CLE_0	CLE_2	CE1_0_n	CE3_0_n	CE5_0_n	RFU	NC
J	NC	VSP	VSP	VSS	DQ3_2	DQ3_0	RE_2_c			RE_0_c	ALE_2	CE0_2_n	CE2_2_n	CE4_2_n	VSS	NC
K	NC	VCCQ	VSS	VSS	DQ2_2	DQ2_0	RE_2_n (RE_2_t) or W/R_2_n			RE_0_n (RE_0_t) or W/R_0_n	ALE_0	CE0_0_n	CE2_0_n	CE4_0_n	VCC	NC
L	NC	VDDi	VREFQ	VSP	DQ1_2	DQ1_0	WE_2_n or CK_2			WE_0_n or CK_0	DQ0_1	DQ0_3	VSP	VSS	VCCQ	NC
M	NC	VCCQ	VSS	VSP	DQ0_2	DQ0_0	WE_1_n or CK_1			WE_3_n or CK_3	DQ1_1	DQ1_3	VSP	VREFQ	VDDi	NC
N	NC	VCC	CE4_1_n	CE2_1_n	CE0_1_n	ALE_1	RE_1_n (RE_1_t) or W/R_1_n			RE_3_n (RE_3_t) or W/R_3_n	DQ2_1	DQ2_3	VSS	VSS	VCCQ	NC
P	NC	VSS	CE4_3_n	CE2_3_n	CE0_3_n	ALE_3	RE_1_c			RE_3_c	DQ3_1	DQ3_3	VSS	VSP	VSP	NC
R	NC	RFU	CE5_1_n	CE3_1_n	CE1_1_n	CLE_3	CLE_1			DQS_1_c	DQS_3_c	VSS	VCCQ	VSS	VCC	NC
T	NC	VCC	CE5_3_n	CE3_3_n	CE1_3_n	WP_3_n or ODT_3_n	WP_1_n or ODT_1_n			DQS_1 (DQS_1_t)	DQS_3 (DQS_3_t)	VSS	VCC	VSS	VCCQ	NC
U	NC	VSS	CE7_1_n	CE6_1_n	RZQ_1	R/B0_1	VSS			DQ4_1	DQ4_3	VSS	VCCQ	VSS	VSS	NC
V	NC	RFU	CE7_1_n	CE6_3_n	RZQ_3	R/B0_3	VSS			DQ5_1	DQ5_3	VSP	VSP	VSS	VCCQ	NC
W	NC	VCC	VSS	VSS	VSS	VSS	VSS			DQ6_1	DQ6_3	VSP	VSP	VSS	VCC	NC
Y	NC	NC	VPP	RFU	RFU	VSS	VCCQ			DQ7_1	DQ7_3	VSS	VCC	VSS	NC	NC
AA	NC	NC	NC	VCC	VSS	VCC	VSS	VCC	VREF Q	VSS	VCCQ	VSS	VCCQ	NC	NC	NC
AB	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC

Figure 18 — NAND Quad x8 BGA- 316 package ball assignments for quad 8-bit data access with up to 32 CE\_ns and 4 R/Bs, Toggle DDR or Synchronous DDR data interface

**4.6 BGA-272/252 (Quad x8 BGA)**

Figure 19 and Figure 20 define the ball assignments for devices using NAND Quad x8 BGA for the Toggle DDR or Synchronous DDR data interface. NC balls indicate mechanical support balls with no internal connection. NU balls at four corner areas indicate mechanical support balls with possible internal connection. Therefore NU balls landing pad must be isolated. Any of the support ball locations may or may not be populated with a ball depending upon the NAND Flash Vendor's actual package size. Therefore it's recommended to consider landing pad location for all possible support balls based upon maximum package size allowed in the application. These BGA packages use MO-210.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
A	NC	NC	NC	NU									NU	NC	NC	NC
B	NC	NC	NU	VCCQ	VSS	VSS	VSS			VCC	VCCQ	VSS	VCCQ	NU	NC	NC
C	NC	NU	VCCQ	VSS	VSS	DQ0_2	DQ0_0			VSS	VSS	VSS	VSS	VCC	NU	NC
D	NU	VCC	VSS	VSS	VSS	DQ1_2	DQ1_0			DQ4_2	DQ4_0	VSS	VSS	VSS	VCC	NU
E	NU	VCC	VSS	VSS	VSS	DQ2_2	DQ2_0			DQ5_2	DQ5_0	VSS	VSS	VSS	VSS	NU
F		VSS	VSS	VSS	DQ3_0	DQS_2 (DQS_2_t)	DQS_0 (DQS_0_t)			DQ6_2	DQ6_0	VSS	VSS	VSS	VCCQ	
G		VCCQ	VSS	VSS	DQ3_2	DQS_2_c	DQS_0_c			VCCQ	DQ7_2	DQ7_0	RZQ_2	RZQ_0	VCCQ	
H		VCCQ	VSS	VSS	VSP0 R	VSP2 R	VSS			WE_0_n or CK_0	CE1_0_n	CE3_0_n	R/B0_0_n	R/B1_0_n	VSS	
J		ENi or NU	ENo or NU	VSS	VSS	VSS	VSS			WE_2_n or CK_2	CE1_2_n	CE3_2_n	R/B0_2_n	R/B1_2_n	VSP6 R	
K		VCC	WP_0_n or ODT_0_n	ALE_0	CLE_0	RE_0_n (RE_0_t) or W/R_0_n	RE_0_c			CE0_2_n	CE0_0_n	CE2_2_n	CE2_0_n	VSP4 or VDDi	VPP	
L		NU	WP_2_n or ODT_2_n	ALE_2	CLE_2	RE_2_n (RE_2_t) or W/R_2_n	RE_2_c			VREFQ	VREFQ	VSS	VSS	VSS	VSS	
M		VSS	VSS	VSS	VSS	VREFQ	VREFQ			RE_3_c	RE_3_n (RE_3_t) or W/R_3_n	CLE_3	ALE_3	WP_3_n or ODT_3_n	NU	
N		VPP	VSP5 or VDDi	CE2_1_n	CE2_3_n	CE0_1_n	CE0_3_n			RE_1_c	RE_1_n (RE_1_t) or W/R_1_n	CLE_1	ALE_1	WP_1_n or ODT_1_n	VCC	
P		VSP7 R	R/B1_3_n R/B0_3_n	CE3_3_n	CE1_3_n	WE_3_n or CK_3				VSS	VSS	VSS	VSS	NU	NU	
R		VSS	R/B1_1_n R/B0_1_n	CE3_1_n	CE1_1_n	WE_1_n or CK_1				VSS	VSP3 R	VSP1 R	VSS	VSS	VCCQ	
T		VCCQ	RZQ_1	RZQ_3	DQ7_1	DQ7_3	VCCQ			DQS_1_c	DQS_3_c	DQ3_3	VSS	VSS	VCCQ	
U		VCCQ	VSS	VSS	VSS	DQ6_1	DQ6_3			DQS_1 (DQS_1_t)	DQS_3 (DQS_3_t)	DQ3_1	VSS	VSS	VSS	
V		NU	VSS	VSS	VSS	DQ5_1	DQ5_3			DQ2_1	DQ2_3	VSS	VSS	VSS	VCC	NU
W		NU	VCC	VSS	VSS	DQ4_1	DQ4_3			DQ1_1	DQ1_3	VSS	VSS	VSS	VCC	NU
Y		NC	NU	VCC	VSS	VSS	VSS			DQ0_1	DQ0_3	VSS	VSS	VCCQ	NU	NC
AA		NC	NC	NU	VCCQ	VSS	VCCQ	VCC		VSS	VSS	VSS	VCCQ	NU	NC	NC
AB		NC	NC	NC	NU								NU	NC	NC	NC

**Figure 19 — NAND Quad x8 BGA- 272 package ball assignments for quad 8-bit data access with up to 16 CE\_ns and 4 R/Bs, Toggle DDR or Synchronous DDR data interface**

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A	NC	NC	NU									NU	NC	NC
B	NC	NU	VCCQ	VSS	VSS	VSS			VCC	VCCQ	VSS	VCCQ	NU	NC
C	NU	VCCQ	VSS	VSS	DQ0_2	DQ0_0			VSS	VSS	VSS	VSS	VCC	NU
D	VCC	VSS	VSS	VSS	DQ1_2	DQ1_0			DQ4_2	DQ4_0	VSS	VSS	VSS	VCC
E	VCC	VSS	VSS	VSS	DQ2_2	DQ2_0			DQ5_2	DQ5_0	VSS	VSS	VSS	VSS
F	VSS	VSS	VSS	DQ3_0	DQS_2 (DQS_2_t)	DQS_0 (DQS_0_t)			DQ6_2	DQ6_0	VSS	VSS	VSS	VCCQ
G	VCCQ	VSS	VSS	DQ3_2	DQS_2_c	DQS_0_c			VCCQ	DQ7_2	DQ7_0	RZQ_2	RZQ_0	VCCQ
H	VCCQ	VSS	VSS	VSP0 R	VSP2 R	VSS			WE_0_n or CK_0	CE1_0_n	CE3_0_n	R/B0_0_n	R/B1_0_n	VSS
J	ENi or NU	ENo or NU	VSS	VSS	VSS	VSS			WE_2_n or CK_2	CE1_2_n	CE3_2_n	R/B0_2_n	R/B1_2_n	VSP6 R
K	VCC	WP_0_n or ODT_0_n	ALE_0	CLE_0	RE_0_n (RE_0_t) or W/R_0_n	RE_0_c			CE0_2_n	CE0_0_n	CE2_2_n	CE2_0_n	VSP4 or VDDI	VPP
L	NU	WP_2_n or ODT_2_n	ALE_2	CLE_2	RE_2_n (RE_2_t) or W/R_2_n	RE_2_c			VREFQ	VREFQ	VSS	VSS	VSS	VSS
M	VSS	VSS	VSS	VSS	VREFQ	VREFQ			RE_3_c	RE_3_n (RE_3_t) or W/R_3_n	CLE_3	ALE_3	WP_3_n or ODT_3_n	NU
N	VPP	VSP5 or VDDi	CE2_1_n	CE2_3_n	CE0_1_n	CE0_3_n			RE_1_c	RE_1_n (RE_1_t) or W/R_1_n	CLE_1	ALE_1	WP_1_n or ODT_1_n	VCC
P	VSP7 R	R/B1_3_n	R/B0_3_n	CE3_3_n	CE1_3_n	WE_3_n or CK_3			VSS	VSS	VSS	VSS	NU	NU
R	VSS	RB1_1_n	R/B0_1_n	CE3_1_n	CE1_1_n	WE_1_n or CK_1			VSS	VSP3 R	VSP1 R	VSS	VSS	VCCQ
T	VCCQ	RZQ_1	RZQ_3	DQ7_1	DQ7_3	VCCQ			DQS_1_c	DQS_3_c	DQ3_3	VSS	VSS	VCCQ
U	VCCQ	VSS	VSS	VSS	DQ6_1	DQ6_3			DQS_1 (DQS_1_t)	DQS_3 (DQS_3_t)	DQ3_1	VSS	VSS	VSS
V	VSS	VSS	VSS	VSS	DQ5_1	DQ5_3			DQ2_1	DQ2_3	VSS	VSS	VSS	VCC
W	VCC	VSS	VSS	VSS	DQ4_1	DQ4_3			DQ1_1	DQ1_3	VSS	VSS	VSS	VCC
Y	NU	VCC	VSS	VSS	VSS	VSS			DQ0_1	DQ0_3	VSS	VSS	VCCQ	NU
AA	NC	NU	VCCQ	VSS	VCCQ	VCC			VSS	VSS	VSS	VCCQ	NU	NC
AB	NC	NC	NU									NU	NC	NC

Figure 20 — NAND Quad x8 BGA- 252 package ball assignments for quad 8-bit data access with up to 16 CE\_ns and 4 R/Bs, Toggle DDR or Synchronous DDR data interface

#### 4.7 CE<sub>n</sub> to R/B<sub>n</sub> Mapping

There may be two independent 8-bit data buses in some JEDEC packages (i.e., the BGA-152 package). There may be four independent 8-bit data buses in some JEDEC packages (i.e., the BGA-316 and BGA-272 packages).

Any signal with a channel (i.e., 8-bit data bus) designator (for example, “x” for CE0<sub>x\_n</sub>) could not be used by another channel. For example, CE0<sub>0</sub> cannot be used on any channel other than channel 0 or R/B0<sub>1</sub> cannot be used for any channel other than channel 1.

In some package configurations, there are multiple CE<sub>n</sub> signals per R/B<sub>n</sub> signal. Table 10 describes the R/B<sub>n</sub> signal that each CE<sub>n</sub> uses in the case when there are two R/B<sub>n</sub> signals and more than one CE<sub>n</sub> per 8-bit data bus. Table 11 describes the R/B<sub>n</sub> signal that each CE<sub>n</sub> uses in the case when there is a single R/B<sub>n</sub> signal per 8-bit data bus. Table 12 provides the case when there is a single CE<sub>n</sub> and two R/B<sub>n</sub> signals per 8-bit data bus. For packages that only support two 8-bit data buses, R/B0<sub>2\_n</sub>, R/B1<sub>2\_n</sub>, R/B0<sub>3\_n</sub> and R/B1<sub>3\_n</sub> shall be ignored.

**Table 10 — R/B<sub>n</sub> Signal Use Per CE<sub>n</sub> with two R/B<sub>n</sub> signals per channel**

Signal Name	CE <sub>n</sub>
R/B0 <sub>0_n</sub>	CE0 <sub>0_n</sub> , CE2 <sub>0_n</sub> , CE4 <sub>0_n</sub> , CE6 <sub>0_n</sub>
R/B0 <sub>1_n</sub>	CE0 <sub>1_n</sub> , CE2 <sub>1_n</sub> , CE4 <sub>1_n</sub> , CE6 <sub>1_n</sub>
R/B0 <sub>2_n</sub>	CE0 <sub>2_n</sub> , CE2 <sub>2_n</sub> , CE4 <sub>2_n</sub> , CE6 <sub>2_n</sub>
R/B0 <sub>3_n</sub>	CE0 <sub>3_n</sub> , CE2 <sub>3_n</sub> , CE4 <sub>3_n</sub> , CE6 <sub>3_n</sub>
R/B1 <sub>0_n</sub>	CE1 <sub>0_n</sub> , CE3 <sub>0_n</sub> , CE5 <sub>0_n</sub> , CE7 <sub>0_n</sub>
R/B1 <sub>1_n</sub>	CE1 <sub>1_n</sub> , CE3 <sub>1_n</sub> , CE5 <sub>1_n</sub> , CE7 <sub>1_n</sub>
R/B1 <sub>2_n</sub>	CE1 <sub>2_n</sub> , CE3 <sub>2_n</sub> , CE5 <sub>2_n</sub> , CE7 <sub>2_n</sub>
R/B1 <sub>3_n</sub>	CE1 <sub>3_n</sub> , CE3 <sub>3_n</sub> , CE5 <sub>3_n</sub> , CE7 <sub>3_n</sub>

**Table 11 — R/B<sub>n</sub> Signal Use Per CE<sub>n</sub> with a single R/B<sub>n</sub> signal per channel**


Signal Name	CE <sub>n</sub>
R/B0 <sub>0_n</sub>	CE0 <sub>0_n</sub> , CE1 <sub>0_n</sub> , CE2 <sub>0_n</sub> , CE3 <sub>0_n</sub> , CE4 <sub>0_n</sub> , CE5 <sub>0_n</sub> , CE6 <sub>0_n</sub> , CE7 <sub>0_n</sub>
R/B0 <sub>1_n</sub>	CE0 <sub>1_n</sub> , CE1 <sub>1_n</sub> , CE2 <sub>1_n</sub> , CE3 <sub>1_n</sub> , CE4 <sub>1_n</sub> , CE5 <sub>1_n</sub> , CE6 <sub>1_n</sub> , CE7 <sub>1_n</sub>
R/B0 <sub>2_n</sub>	CE0 <sub>2_n</sub> , CE1 <sub>2_n</sub> , CE2 <sub>2_n</sub> , CE3 <sub>2_n</sub> , CE4 <sub>2_n</sub> , CE5 <sub>2_n</sub> , CE6 <sub>2_n</sub> , CE7 <sub>2_n</sub>
R/B0 <sub>3_n</sub>	CE0 <sub>3_n</sub> , CE1 <sub>3_n</sub> , CE2 <sub>3_n</sub> , CE3 <sub>3_n</sub> , CE4 <sub>3_n</sub> , CE5 <sub>3_n</sub> , CE6 <sub>3_n</sub> , CE7 <sub>3_n</sub>

4.7 CE\_n to R/B\_n Mapping (cont'd)

Table 12 — R/B\_n Signal Use Per CE\_n with a two R/B\_n signals per channel and one CE\_n per channel

Signal Name	CE_n
R/B0_0_n	CE0_0_n
R/B0_1_n	CE0_1_n
R/B0_2_n	CE0_2_n
R/B0_3_n	CE0_3_n
R/B1_0_n	CE0_0_n
R/B1_1_n	CE0_1_n
R/B1_2_n	CE0_2_n
R/B1_3_n	CE0_3_n

R/B\_n shall reflect the logical AND of the SR[6] (Status Register bit 6) values for all LUNs on the corresponding NAND Target or Volume. In the case that more than one NAND target or Volume share an R/B\_n signal, R/B\_n shall reflect the logical AND of the SR[6] (Status Register bit 6) values for all LUNs connected to the shared R/B\_n signal. For example, R/B0\_0 is logical AND of the SR[6] values for all LUNs that share R/B0\_0. Thus, R/B\_n reflects whether any LUN is busy on a particular NAND Target or if there are multiple NAND Targets that share R/B\_n, R/B\_n reflects whether any LUN is busy on any of the shared NAND Targets.



## 5 Command Sets for NAND Flash memory

### 5.1 Basic Command Definition

Table 13 outlines the commands defined for NAND Flash memory.

The value specified in the first command cycle identifies the command to be performed. Some commands have a second command cycle as specified in Table 13. Typically, commands that have a second command cycle include an address.

**Table 13 — Command set**

Command	O/M	1st Cycle	2nd Cycle	Acceptable while Accessed LUN is Busy	Acceptable while Other LUNs are Busy	Target level commands
Page Read	M	00h	30h		Y	
Copyback Read	O	00h	35h		Y	
Change Read Column	M	05h	E0h		Y	
Read Cache Random	O	00h	31h		Y	
Read Cache Sequential	O	31h	na		Y	
Read Cache End	O	3Fh	na		Y	
Block Erase	M	60h	D0h		Y	
Page Program	M	80h	10h		Y	
Copyback Program	O	85h	10h		Y	
Change Write Column	M	85h	na		Y	
Get Features	O	EEh	na			Y
Set Features	O	EFh	na			Y
Page Cache Program	O	80h	15h		Y	
Read Status	M	70h	na	Y		
Read Unique ID	O	EDh	na			Y
Reset	M	FFh	na	Y	Y	Y
Synchronous Reset	O	FCh	na	Y	Y	Y
Reset LUN	O	FAh		Y	Y	

## 5.2 Primary & Secondary Command Definition For the Advanced Operation

Table 14 defines the Primary and Secondary Commands. Primary commands are the recommended implementation for a particular command. Secondary commands are an alternate implementation approach that is allowed for backwards compatibility. Commands may be used with any data interface (asynchronous SDR, Toggle DDR, or Synchronous DDR).

**Table 14 — Primary and Secondary Commands**

Command	O/M	Primary or Secondary	1st Cycle	2nd Cycle	ONFI or Toggle-mode Heritage (remove in future)
Multi-plane Read	Refer to Note1	Primary	00h	32h	ONFI
	O	Secondary	60h	30h	Toggle-mode
Multi-plane Read Cache Random	Refer to Note1	Primary	00h	31h	ONFI
	O	Secondary	60h	3Ch	Toggle-mode
Multi-plane Copyback Read	Refer to Note1	Primary	00h	35h	ONFI
	O	Secondary	60h	35h	Toggle-mode
Random Data Out	Refer to Note1	Primary	00h 05h	n/a E0h	Toggle-mode
	O	Secondary	06h	E0h	ONFI
Multi-plane Program	Refer to Note1	Primary	80h or 81h	11h	Toggle-mode
	O	Secondary	80h	11h	ONFI
Multi-plane Copyback Program	Refer to Note1	Primary	85h or 81h	11h	Toggle-mode
	O	Secondary	85h	11h	ONFI
Multi-plane Block Erase	Refer to Note1	Primary	60h	n/a or D1h	Toggle-mode (for n/a 2 <sup>nd</sup> cycle) and ONFI (for D1h 2 <sup>nd</sup> cycle)
Read Status Enhanced	Refer to Note1	Primary	78h	n/a	ONFI
	O	Secondary	F1h/F2h	n/a	Toggle-mode

NOTE1 If the corresponding feature tied to the command is applicable to the device (see vendor datasheet), the primary command shall be supported.

### 5.3 Get Feature for each LUN

Figure 21 shows Get Feature for each LUN operation timing diagram. This operation requires two address cycles. The LUN address comes first followed by the Feature address. The two address cycles cannot be interchanged. Writing two addresses is what distinguishes this command from the standard Get Feature operation which requires a single Feature address.

When the LUN address is issued, 00h is used for LUN0 and 01h is for LUN1.




Figure 21 — Get Feature for each LUN Sequence

### 5.4 Set Feature for each LUN

Figure 22 depicts Set Feature for each LUN operation timing diagram. This operation requires two address cycles. The LUN address comes first followed by the Feature address. The two address cycles cannot be interchanged. Writing two addresses is what distinguishes this command from the standard Set Feature operation which requires a single Feature address.

When the LUN address is issued, 00h is used for LUN0 and 01h is for LUN1.




Figure 22 — Set Feature for each LUN Sequence

## 6 Feature Address Registers

### 6.1 Feature Address 05h

User can switch between WP and ODT functions via set-feature.

**Table 15 — Feature Table for WP/ODT Mode Selection [05h]**

Sub Feature Parameter	7	6	5	4	3	2	1	0
B0-2	Reserved (0)							
B3	Reserved (0)	WP/ODT Mode Selection	Reserved (0)					
B3[6] for WP and ODT selection mode [1: ODT Operation, 0: WP Operation(Default)]								

### 6.2 Feature Address 20h

To be used for DCC training, Read Training and Write training (Tx side).

**Table 16 — Feature Table for DCC, Read Training, Write Training (Tx side) [20h]**

Sub Feature Parameter	7	6	5	4	3	2	1	0	
B0	Reserved (0)					DCC Factory Setting	DCCI_EN	DCCE_EN	
B1	Reserved (0)								
B2	Reserved (0)			Read Training Defined Pattern Length	Write Training Data Size [3:0]				
					0000 : 08 Bytes				
					0001 : 16 Bytes				
					0010 : 24 Bytes				
					0011 : 32 Bytes				
					0100 : 40 Bytes				
					0101 : 48 Bytes				
					0110 : 56 Bytes				
					0111 : 64 Bytes				
					1000 : 72 Bytes				
					1001 : 80 Bytes				
					1010 : 88 Bytes				
				1011 : 96 Bytes					
				1100 : 104 Bytes					
				1101 : 112 Bytes					
				1110 : 120 Bytes					
				1111 : 128 Bytes					
B3	Reserved (0)								

B0[0] for the enabler of explicit DCC Training using Set Feature [1: Turn on training, 0: turn off training] default=0.  
 B0[1] for the enabler of implicit DCC Training during warm up cycles [1: Enable, 0: Disable] default=0. Host can set DCC En/Disable=Disable if host doesn't need DCC with low frequency operation.  
 B0[2] is for DCC factory setting. This is an optional function for the NAND device, please refer to the vendor datasheet if DCC factory setting is supported or not. If set to a 1, then the factory DCC settings would be used by the LUN. If cleared to 0, then the DCC calibrated settings would be used by the LUN.  
 B2[3:0] are read only bits for data size for write training (up to 128bytes)  
 B2[4] read only bit for data pattern length for read training [1: 32 Bytes, 0: 16 Bytes]

### 6.3 Feature Address 21h

To be used for Write Training (Rx side)

**Table 17 — Feature Table for Write Training (Rx side) [21h]**

Sub Feature Parameter	7	6	5	4	3	2	1	0
B0	Reserved (0)						All LUN	Factory setting
B1	St_ dq3[1]	St_ dq3[0]	St_ dq2[1]	St_ dq2[0]	St_ dq1[1]	St_ dq1[0]	St_ dq0[1]	St_ dq0[0]
B2	St_ dq7[1]	St_ dq7[0]	St_ dq6[1]	St_ dq6[0]	St_ dq5[1]	St_ dq5[0]	St_ dq4[1]	St_ dq4[0]
B3	Reserved (0)							
<p>B0[0] keep input path settings as determined by training/reset to factory settings [1 = factory setting; 0 = trained value]            B0[1] Enables All LUN option. This is an optional function for the NAND device, please refer to the vendor datasheet if All LUN Write Training (Rx side) is supported or not. If this bit is set to a 1 prior to Write Training (Rx side) then the LUN address cycle is ignored and the write training is performed by all enabled LUNs which have this bit set.            B1[7:0] Status bits for dq[3:0]            B2[7:0] Status bits for dq[7:4]            B1[1:0]:                00: Centering of dqs to dq0 data eye is successful.                01: Centering of dqs/dqsn to dq0 data eye failed with dq0 being too slow with respect to dqs/dqsn                10: Centering of dqs/dqsn to dq0 data eye failed with dq0 being too fast with respect to dqs/dqsn                11: Centering of dqs/dqsn to dq0 data eye failed for unknown reasons            B1[3:2], B1[5:4], B1[7:6], B2[1:0], B2[3:2], B2[5:4], B2[7:6] represent the status of dq[7:1] similar to B1[1:0] for dq0.</p>								

## 7 Data Interface and Timing

### 7.1 Test Condition

The testing conditions that shall be used to verify compliance with a particular timing mode are given in Table 18. The test conditions are the same regardless of the number of LUNs per Target.

**Table 18 — Testing Conditions**

Parameter	Single-ended	Differential
Positive input transition	VIL (DC) to VIH (AC)	VILdiff (DC) max to VIHdiff (AC) min
Negative input transition	VIH (DC) to VIL (AC)	VIHdiff (DC) min to VILdiff (AC) max
Minimum input slew rate	tlS = 1.0 V/ns	tlS = 2.0 V/ns
Input timing levels	VccQ / 2 if internal VREFQ or external VREFQ	crosspoint
Output timing levels	Vtt	crosspoint
Driver strength	Default <sup>1</sup>	Default <sup>1</sup>
Output reference load	50 Ohms to Vtt	50 Ohms to Vtt
NOTE 1 Default value is 35 Ohms or 37.5 Ohms.		

**Table 19 — Differential AC and DC Input Levels**

Parameter	Symbol	Min	Max	Units
Differential input high	VIHdiff (DC)	2 x [VIH (DC) – VREFQ]	Refer to Note 1.	V
Differential input low	VILdiff (DC)	Refer to Note 1.	2 x [VIL(DC) – VREFQ]	V
Differential input high AC	VIHdiff (AC)	2 x [VIH (AC) – VREFQ]	Refer to Note 1.	V
Differential input low AC	VILdiff (AC)	Refer to Note 1.	2 x [VIL(AC) – VREFQ]	V
NOTE 1 These values are not defined. However, the single-ended signals (RE_t, RE_c, DQS_t and DQS_c) need to be within the respective limits [VIH(DC) max, VIL(DC) min] for single-ended signals as well as the limitations for overshoot and undershoot.				

The testing conditions used for output slew rate testing are specified below. Output slew rate is verified by design and characterization; it may not be subject to production test. The minimum slew rate is the minimum of the rising edge and the falling edge slew rate. The maximum slew rate is the maximum of the rising edge and the falling edge slew rate. Slew rates are measured under normal SSO conditions, with half of the DQ signals per data byte driving high and half of the DQ signals per data byte driving low. The output slew rate is measured per individual DQ signal. The differential parameters are used when the DQS signal is configured to operate as a differential signal.

7.1 Test Condition (cont'd)

Table 20 — Testing Conditions for Output Slew Rate

Parameter	single-ended	differential
VOL(AC)	$V_{tt} - (V_{ccQ} * 0.10)$	—
VOH(AC)	$V_{tt} + (V_{ccQ} * 0.10)$	—
VOLdiff(AC)		$-0.2 * V_{ccQ}$
VOHdiff(AC)		$0.2 * V_{ccQ}$
Positive output transition	VOL (AC) to VOH (AC)	VOLdiff(AC) to VOHdiff(AC)
Negative output transition	VOH (AC) to VOL (AC)	VOHdiff(AC) to VOLdiff(AC)
tRISE <sup>1</sup>	Time during rising edge from VOL(AC) to VOH(AC)	—
tFALL <sup>1</sup>	Time during falling edge from VOH(AC) to VOL(AC)	—
tRISEdiff <sup>2</sup>	—	Time during rising edge from VOLdiff(AC) to VOHdiff(AC)
tFALLdiff <sup>2</sup>	—	Time during falling edge from VOHdiff(AC) to VOLdiff(AC)
Output slew rate rising edge	$[VOH(AC) - VOL(AC)] / tRISE$	$[VOHdiff(AC) - VOLdiff(AC)] / tRISEdiff$
Output slew rate falling edge	$[VOH(AC) - VOL(AC)] / tFALL$	$[VOHdiff(AC) - VOLdiff(AC)] / tFALLdiff$
Output reference load		5pf to Vss
NOTE 1 Refer to Figure 23.		
NOTE 2 Refer to Figure 24.		

7.1 Test Condition (cont'd)




Figure 23 — tRISE and tFALL Definition for Output Slew Rate, (single-ended)




Figure 24 — tRISEdiff and tFALLdiff Definition for Output Slew Rate, (differential)

The output slew rate matching ratio is specified below. The output slew rate mismatch is determined by the ratio of fast slew rate and slow slew rate. If the rising edge is faster than the falling edge, then divide the rising slew rate by the falling slew rate. If the falling is faster than the rising edge, then divide the falling slew rate by the rising slew rate. The output slew rate mismatch is verified by design and characterization; it may not be subject to production test

Table 21 — Output Slew Rate Matching Ratio

Parameter	Max
Output Slew Rate Matching Ratio (Pull-up to Pull-down), without ZQ calibration	1.4
Output Slew Rate Matching Ratio (Pull-up to Pull-down), with ZQ calibration	1.3

## 7.2 ZQ Calibration

ZQ calibration is required to make the driver strength of LUNs attached to a same channel consistent and it helps improve the signal integrity. ZQ calibration is highly recommended to be used for higher speed over 400Mbps

### 7.2.1 ZQ Calibration Command sets

If a device supports ZQ calibration, Long ZQ calibration and Short ZQ calibration shall be supported.

**Table 22 — Long ZQ Calibration and short calibration commands**

Command	O/M	1st Cycle	2nd Cycle	Acceptable while Accessed LUN is Busy	Acceptable while Other LUNs are Busy	Target level commands
Long ZQ calibration	M	F9h	-			
Short ZQ calibration	M	D9h	-			

### 7.2.2 ZQ Calibration Process


ZQ calibration shall be performed after the driver strength setting and it shall be re-calibrated when the driver strengths are changed. ZQ calibration shall be done when the target device doesn't perform any other operation. If VREFQ is used, VREFQ shall be also enabled before ZQ calibration performs.

F9h is used for an initial ZQ calibration and D9h is for a run-time ZQ calibration. The initial ZQ calibration takes 1us as maximum and the run-time ZQ calibration does 0.3us as maximum. RZQ ball of the BGA package shall be connected to Vss through 300ohm resistor (300 ohm +/- 1% tolerance external resistor).

During busy period for ZQ calibration, any command including Read Status shall not be issued. The host shall check Busy/Ready status via R/Bn pin or shall wait the specified period of time (i.e., tZQCL or tZQCS) to ensure the ZQ calibration done. After the device turns into Ready state, the host shall issue Read Status to check the pass/fail of the calibration. If Reset command is issued during ZQ calibration, the state of the devices are not guaranteed and host needs to re-run the ZQ calibration. Before executing short ZQ calibration operation, long ZQ calibration shall be completed successfully, without any abortion by Reset, at least once after power-up. When ZQ calibration is aborted by a Reset command, it will take maximum 10 us (i.e., tRST) to complete the reset operation. If Reset operation is done during long ZQ calibration, the ZQ calibrated value will return to the factory default one. If Reset is done during short ZQ calibration, the ZQ calibrated value will return to the vendor specific value. If ZQ calibration operation fails, the ZQ calibrated value will return to the vendor specific value.

During the ZQ calibration, all devices are connected to the DQ bus should be in high impedance, therefore the on-die-termination is off.

Commands for ZQ calibration is followed by one cycle of LUN selection. 00h for LUN select points LUN0 and 01h does LUN1. Figure 25 illustrates the sequence of ZQ calibration.



**Figure 25 — ZQ calibration Sequence**

### 7.3 Driver strength

The device may be configured with multiple driver strengths with 'SET FEATURE' command. There are Underdrive (i.e., 50 Ohm), Nominal (i.e., 35 Ohm or 37.5 Ohm), Overdrive 1 (i.e., 25 Ohm) and Overdrive 2 (i.e., 18 Ohm) options. A NAND device supports Nominal and Underdrive as mandatory, and Overdrive1 and Overdrive2 as optional.

**Table 23 — DQ Driver Strength Settings**

Setting	Driver strength
Overdrive 2	18 Ohms (Optional)
Overdrive 1	25 Ohms (Optional)
Nominal	35 Ohms or 37.5 Ohms
Underdrive	50 Ohms

Micron Technology Inc.

#### 7.4 Package Electrical Specifications and Pad Capacitance

The requirements in this section apply to devices that support the VccQ=1.2V. The requirements in this section are optional for devices that support VccQ = 1.8V when the device supports I/O speeds 533 MT/s or less and required for devices that support VccQ = 1.8V when the device supports I/O speeds greater than 533 MT/s.

ZIO applies to DQ[7:0], DQS\_t, DQS\_c, RE\_t and RE\_c. TdIO RE applies to RE\_t and RE\_c. TdIO and TdIOMismatch apply to DQ[7:0], DQS\_t and DQS\_c. Mismatch and Delta values are required to be met across same data bus on given package (i.e., package channel), but not required across all channels on a given package.

**Table 24 — Package Electrical Specification**

Symbol	Parameter	<=400 MT/s		533 MT/s		667 MT/s		800 MT/s to 1200 MT/s		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Z <sub>IO</sub>	Input/Output Zpkg	35	90	35	90	35	90	35	90	Ohms
T <sub>dIO</sub>	Input/Output Pkg Delay	-	160	-	160	-	145	-	130	ps
T <sub>dIO RE</sub>	Input/Output Pkg Delay	-	160	-	160	-	145	-	130	ps
T <sub>dIOMismatch</sub>	Input/Output Pkg Delay Mismatch	-	50	-	40	-	40	-	40	ps
D Z <sub>IO DQS</sub>	Delta Zpkg for DQS_t and DQS_c	-	10	-	10	-	10	-	10	Ohms
D T <sub>dIO DQS</sub>	Delta Pkg Delay for DQS_t and DQS_c	-	10	-	10	-	10	-	10	ps
D Z <sub>IO RE</sub>	Delta Zpkg for RE_t and RE_c	-	10	-	10	-	10	-	10	Ohms
D T <sub>dIO RE</sub>	Delta Pkg Delay for RE_t and RE_c	-	10	-	10	-	10	-	10	ps

NOTE 1 The package parasitic (L & C) are validated using package only samples. The capacitance is measured with Vcc, VccQ, Vss, VssQ shorted with all other signal pins floating. The inductance is measured with Vcc, VccQ, Vss and VssQ shorted and all other signal pins shorted at the die side(not pin).

NOTE 2 Package only impedance (ZIO) is calculated based on the Lpkg and Cpkg total for a given pin where:  
ZIO(total per pin) = SQRT(Lpkg/Cpkg)

NOTE 3 Package only delay (TdIO) is calculated based on Lpkg and Cpkg total for a given pin where:  
TdIO(total per pin) = SQRT(Lpkg\*Cpkg)

NOTE 4 Mismatch for TdIO (TdIOMismatch) is value of Pkg Delay of fastest I/O minus the value of Pkg Delay for slowest I/O.

NOTE 5 Delta for DQS is Absolute value of ZIO(DQS\_t-ZIO(DQS\_c) for impedance(Z) or absolute value of TdIO(DQS\_t)-TdIO(DQS\_c) for delay(Td)

NOTE 6 Delta for RE is Absolute value of ZIO(RE\_t-ZIO(RE\_c) for impedance(Z) or absolute value of TdIO(RE\_t)-TdIO(RE\_c) for delay(Td)

#### 7.4 Package Electrical Specifications and Pad Capacitance (cont'd)

**Table 25 — Pad capacitances apply to DQ[7:0], DQS\_t, DQS\_c, RE\_t and RE\_c.**

Symbol	Parameter	<=400 MT/s		533 MT/s		667 MT/s		800 MT/s to 1200 MT/s		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
C <sub>IO</sub>	Input/Output Capacitance	-	2.5	-	2.5	-	2.5	-	2.5	pF
C <sub>ZQ</sub>	ZQ capacitance	-	2.875	-	2.875	-	2.875	-	2.875	pF
D C <sub>IO DQS</sub>	Delta Input/Output Capacitance DQS_t and DQS_c	0	0.2	0	0.2	0	0.2	0	0.2	pF
D C <sub>IO RE</sub>	Delta Input/Output Capacitance for RE_t and RE_c	0	0.2	0	0.2	0	0.2	0	0.2	pF

NOTE 1 These parameters are not subject to a production test. It is verified by design and characterization. The capacitance is measured according to JEP147("PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER(VNA)") with V<sub>cc</sub>, V<sub>ccQ</sub>, V<sub>ss</sub>, and V<sub>ssQ</sub> applied and all other pins floating (accept the pin under test). V<sub>ccQ</sub> = 1.2V, VBIAS = V<sub>ccQ</sub>/2 and on-die termination off.

NOTE 2 These parameters apply to monolithic die, obtained by de-embedding the package L & C parasitics.

NOTE 3 Delta for DQS is the absolute value of C<sub>IO</sub>(DQS<sub>t</sub>) - C<sub>IO</sub>(DQS<sub>c</sub>).

NOTE 4 Delta for RE is the absolute value of C<sub>IO</sub>(RE<sub>t</sub>) - C<sub>IO</sub>(RE<sub>c</sub>).

#### 7.5 tCD Parameter

**Table 26 — Timing Parameter Description**

Parameter	Description
t <sub>CD</sub>	$\overline{CE}$ setup time to DQS(DQS <sub>t</sub> ) low after $\overline{CE}$ has been high for greater than 1us

**Table 27 — tCD Timing Parameter**

Parameter	200MHz		266MHz		333MHz		400MHz		533MHz		600MHz		Unit
	Min	Max											
t <sub>CD</sub> <sup>1</sup>	100	-	100	-	100	-	100	-	100	-	100	-	ns

NOTE 1 If host is unable to track CE high time, then host shall use t<sub>CD</sub> timing.

7.6 Additional Timing Parameter for I/O Speed Greater than 400 MT/s

Table 28 — Timing Parameter Description

Parameter	Description
tWHR2	$\overline{WE}$ High to RE Low for Random data out
tADL	Address to Data Loading Time
tCR	CE Low to RE Low
tCR2	$\overline{CE}$ Low to $\overline{RE}$ Low when $\overline{CE}$ has been high for a period greater than or equal to 1 us. If host is unable to track $\overline{CE}$ high time, then host shall use tCR2 timing for tCR parameter.

Table 29 — Timing parameters shall be used for NAND device that are capable of I/O speed greater 400MT/s

Parameter	Min	Max	Unit
tWHR2	400	-	ns
tADL	400	-	ns
tCR	10	-	ns
tCR2	100	-	ns




Figure 26 — Timing Parameter Description

## 7.7 Data Training

Training features shown in this section shall be supported by NAND devices operating over 800MT/s in heavily loaded systems.

DCC Training is the feature for the NAND to compensate duty cycle mismatch of RE\_t/c signal. Read/Write DQ Training is the feature for the host to align DQS and DQ signals caused by un-matched DQS path.

The following figure shows when each training shall be done after power-on. I/F Initialization shall be done before training at slower interface speeds such as High Speed Interface setting, Driver Strength setting and ZQ calibration. The host shall operate DCC training before Read/Write DQ training. If the host uses the NAND device over 800MT/s, the host shall complete all the trainings defined in this section when training is required.




Figure 27 — Training Flow After Power-On

### 7.7.1 DCC Training

DCC Training shall be performed after the ZQ calibration is completed. This section defines two types of DCC. One is explicit DCC and the other is implicit DCC.

Explicit DCC is initiated by the host to issue specific command sequence defined in section 7.7.1.1 or 7.7.1.2. Either or both of Explicit DCC shall be supported by the NAND devices operating over 800MT/s.

Implicit DCC is optional feature for the NAND devices and is initiated by the host to set DCCI\_EN enable which is assigned in B0[1] of Feature Address 20h. If DCCI\_EN is enabled, the NAND device carries out DCC training to update the training result during warm up cycles where “warm up cycles” is sometimes referred to “DQS latency”. Implicit DCC may require specific number of warm up cycles to be set and it shall be given by vendor datasheet.

#### 7.7.1.1 DCC (RE\_t/c) Training Using Set Feature

DCC training using Set Feature is initiated by the host to set DCCE\_EN enable which is assigned in B0[0] of Feature Address 20h. When this is enabled, DCCI\_EN which is assigned in B0[1] is “don’t care”. On power-up, DCCE\_EN shall be disabled. The host shall enable it to perform DCC Training. Refer to Feature Address description for more information.

After Set Feature, the host shall issue Random Data Out command with the addresses filled with 00h and calibrate RE\_t and RE\_c by sending those signals for a page size. (Page size shall be given by vendor datasheet.) During the data output cycles produced by these RE\_t and RE\_c toggles, the DQ and DQS of the LUNs under training may be driven or Hi-Z depending on the NAND vendor DCC Training implementation. Refer to the NAND vendor datasheet to see if DQ and DQS are driven or Hi-Z during this time. The data for these LUN data output cycles shall be invalid and ignored by the host. When doing multi-LUN DCC training for LUN’s which share the same channel, the DQ and DQS signals of the LUNs involved in the training shall be Hi-Z during the data output cycles of the Random Data Out sequence to avoid bus contention.

### 7.7.1.1 DCC (RE\_t/c) Training Using Set Feature (cont'd)

After sending RE\_t and RE\_c for page size length, Status Check shall be performed to confirm whether DCC is Pass or Fail via SR[0]. If fail, the host shall issue Random Data Out command and resend RE\_t and RE\_c signals to calibrate again. If EFh is used, all the LUNs under the Target perform DCC (All LUN DCC). If D5h command is used, selected LUN under the Target performs DCC (Single LUN DCC). The device may support either or both of All LUN DCC and Single LUN DCC. See vendor's datasheet. After completing Explicit DCC using Set Feature, DCCE\_EN shall be set to 0.




Figure 28 — DCC (RE\_t/c) Training using Set Feature

### 7.7.1.2 DCC (RE\_t/c) Training using Command (Optional)

DCC training using a command can be initiated using CMD18h followed by LUN Address. After issuing LUN address, the host shall calibrate RE\_t and RE\_c by toggling these signals for a page size. (Page size shall be given by vendor data sheet). The data returned by the device is vendor specific data pattern so that there is no impact of data pattern on DCC training. After sending the required number of RE\_t and RE\_c signals, Status Check shall be performed to confirm whether DCC is Pass or Fail. If status is a Fail, user has to issue RESET command (FFh) wait for the RESET command to execute and then re-issue the Command based DCC sequence.




Figure 29 — DCC (RE\_t/c) Training using Command (Optional)

Timing specs of RE\_t/RE\_c during DCC page read will follow normal Read timing as per vendor data sheet.

### 7.7.2 Read DQ Training

Read DQ Training is the function that outputs a 16 bit user-defined pattern on each of the DQ pins. It means a total of 16 bytes is output by the NAND device (note some vendors may provide a 32 byte pattern).

Read DQ Training is initiated by issuing a [Read DQ Training] command 62h followed by LUN Address then three address cycles.. Three address cycles are 1st address (8bit invert mask), 2nd address (first eight bit pattern) and 3rd address (second eight bit pattern). The following table shows example data pattern (i.e. 1st 35h, 2nd 5Ah, 3rd 82h address).

Pin	Inverse Setting	0~15																16~31 (Optional)															
	(Mask)	1 <sup>st</sup> Input DATA : 5Ah								2 <sup>nd</sup> Input DATA : 82h								Swap 1st,2nd data of DQ4~7 ↔ DQ0~3 (Optional)															
DQ0	1 (Inverse)	1	0	1	0	0	1	0	1	1	0	1	1	1	1	1	0	1	0	1	0	0	1	0	1	1	0	1	1	1	1	1	0
DQ1	0	0	1	0	1	1	0	1	0	0	1	0	0	0	0	0	1	1	0	1	0	0	1	0	1	1	0	1	1	1	1	1	0
DQ2	1 (Inverse)	1	0	1	0	0	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	0	0	1	0	0	0	0	0	1
DQ3	0	0	1	0	1	1	0	1	0	0	1	0	0	0	0	0	1	0	1	0	1	1	0	1	0	0	1	0	0	0	0	0	1
DQ4	1 (Inverse)	1	0	1	0	0	1	0	1	1	1	0	1	1	1	1	0	1	0	1	0	0	1	0	1	0	0	1	1	1	1	1	0
DQ5	1 (Inverse)	1	0	1	0	0	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	0	0	1	0	0	0	0	0	1
DQ6	0	0	1	0	1	1	0	1	0	0	1	0	0	0	0	0	1	1	0	1	0	0	1	0	1	1	0	1	1	1	1	1	0
DQ7	0	0	1	0	1	1	0	1	0	0	1	0	0	0	0	0	1	0	1	0	1	1	0	1	0	0	1	0	0	0	0	0	1

Figure 30 — Example of User Defined Pattern for Read Training

If '1' is indicated by a bit in 1st address, DQx corresponding to a bit shall be inverted and the NAND device outputs data pattern designated by 2nd and 3rd addresses masked I/O following in invert mask indicated by 1st address by RE, /RE toggling, the data will be inverted by masked I/O.

If host issue RE, /RE toggling for more than the vendor defined pattern length, data will be wrapped.




Figure 31 — Read DQ Training

### 7.7.3 Write DQ Training (Tx Side)

To perform Write training at Tx side, the controller shall issue 63h command followed LUN address. After issuing LUN address, the host shall input data pattern and confirm whether the input is successfully done by checking the output by NAND in following sequence.

Data sizes for Write DQ is pre-defined by NAND. The host shall recognize the data sizes by Get Feature (Feature Address = 20h, B2) and shall input and output the data based on the size.

After writing data to the NAND with 63h command, the data can be read back with 64h command followed by LUN address and the results shall be compared with “expected” data to see if further training (DQ delay) is needed.

If fewer data than pre-defined data bytes are written, then unwritten registers will have un-defined data when read back. If over pre-defined data bytes read were executed, the data are also un-defined and invalid.





Figure 32 — Write DQ Training (Tx side)

### 7.7.4 Write DQ Training (Rx Side, Optional)

To perform Write training at Rx side, the controller shall issue 76h command followed by LUN address. After issuing LUN address, the host shall issue 3 address cycles for data pattern format. The definition of these 3 address cycles are the same as the ones mentioned in read training. After the 3 address cycles, the host shall issue data input with the same pattern determined by the 3 address cycles for 1 full page. The input data shall be wrapped around the data pattern length (16 or 32) until a full page data is issued. The training sequence shall be ended by 11h command and the NAND will perform write training during the R/B\_ time ( $t_{WRTN}$ ). The host may poll the R/B\_ status by status command to check the completion of the training operation. The status of the training for each DQ can be checked by issuing Get Feature by LUN with address 21h (B1 and B2). The complete byte definition is give in the Feature Address 21h table.



DIN Burst: Data Input with the same pattern specified in 3 address cycle wrapping around the data pattern length (16 or 32) for 1 full page

Figure 33 — Write DQ Training (Rx side) Optional

If Write Training (Rx side) passes then the host may skip Write Training (Tx side).

#### 7.7.4 Write DQ Training (Rx Side, Optional) (cont'd)

The following flow chart is an example of the process for doing Write Training on the Rx side.




Figure 34 — Flow Chart for Write DQ Training (Rx side)

## 7.8 Pausing Data Input/Output

For the NAND interface pausing data input or data output may be done by placing the bus in an Idle state. The pausing of data output may also be done by pausing RE<sub>n</sub> (RE<sub>t</sub>/RE<sub>c</sub>) and holding the signal(s) static high or low until the data burst is resumed. The pausing of data input may also be done by pausing DQS (DQS<sub>t</sub>/DQS<sub>c</sub>) and holding the signal(s) static high or low until the data burst is resumed. The data burst can be considered paused if DQS (DQS<sub>t</sub>/DQS<sub>c</sub>) or RE<sub>n</sub> (RE<sub>t</sub>/RE<sub>c</sub>) is paused such that the current I/O frequency is not maintained for the data burst. WE<sub>n</sub> shall be held high during data input and output burst pause time. ODT (if enabled) stays ON the entire pause time and warmup cycles (if enabled) are not re-issued when re-starting a data burst from pause. The host is required to exit the data burst if it wishes to disable ODT or re-issue warmup cycles when re-starting. If warmup cycles are required, refer to vendor datasheet for details on re-issuing warmup cycles when exiting and re-starting data bursts. If the host desires to end the data burst, after exiting the data burst, a new command is issued.

For devices that support >800 MT/s, if the input burst is paused and CE<sub>n</sub> will be brought high for >1us the host may be required to issue vendor specific command (e.g. 11h) to exit and end the data burst (see vendor datasheet). To restart a paused data input burst a Change Write Column command shall be issued. For devices that support >800 MT/s, to restart a paused data output burst when CE<sub>n</sub> has been high for >1us a Change Read Column command shall be issued.

Micron Technology Inc.

### 7.8 Pausing Data Input/Output (cont'd)

Data Input/Pause >1 us/Change Write Column (85h)




Figure 35 — Example of Data Input Pause With CE\_n High >1us for Devices Supporting >800 MT/s

7.8 Pausing Data Input/Output (cont'd)




Figure 36 — Example of Data Output Pause With CE<sub>n</sub> High >1us for Devices Supporting >800 MT/s

## 8 Parameter Page, revision 1

### 8.1 Parameter Page Data Structure Definition

Parameter page definitions defines the parameter page data structure. For parameters that span multiple bytes, the least significant byte of the parameter corresponds to the first byte.

Values are reported in the parameter page in units of bytes when referring to items related to the size of data access (as in an 8-bit data access device). For example, the target will return how many data bytes are in a page. For a device that supports 16-bit data access, the host is required to convert byte values to word values for its use.

All optional parameters that are not implemented shall be cleared to 0h by the target.

Byte	O/M	Description
		Revision information and features block
0-3	M	Parameter page signature Byte 0: "J" (= 4Ah) Byte 1: "E" (= 45h) Byte 2: "S" (= 53h) Byte 3: "D" (= 44h)
4-5	M	Revision number 3-15: Reserved (0) 2: 1 = supports parameter page revision 1.0 and standard revision 1.0 1: 1 = supports vendor specific parameter page 0: Reserved (0)
6-7	M	Features supported 10-15 Reserved (0) 9: 1 = supports changing pin function between WP_n and ODT_n 8: 1 = supports program page register clear enhancement 7: 1 = supports external Vpp 6: 1 = supports Toggle Mode DDR 5: 1 = supports Synchronous DDR 4: 1 = supports multi-plane read operations 3: 1 = supports multi-plane program and erase operations 2: 1 = supports non-sequential page programming 1: 1 = supports multiple LUN operations 0: 1 = supports 16-bit data bus width
8-10	M	Optional commands supported 11-23: Reserved (0) 10: 1 = supports Synchronous Reset 9: 1 = supports Reset LUN (Primary) 8: 1 = supports Small Data Move 7: 1 = supports Multi-plane Copyback Program (Primary) 6: 1 = supports Random Data Out (Primary) 5: 1 = supports Read Unique ID 4: 1 = supports Copyback 3: 1 = supports Read Status Enhanced (Primary) 2: 1 = supports Get Features and Set Features 1: 1 = supports Read Cache commands 0: 1 = supports Page Cache Program command

**8.1 Parameter Page Data Structure Definition (cont'd)**

11-12	O	Secondary commands supported 8-15: Reserved (0) 7: 1 = supports secondary Read Status Enhanced 6: 1 = supports secondary Multi-plane Block Erase 5: 1 = supports secondary Multi-plane Copyback Program 4: 1 = supports secondary Multi-plane Program 3: 1 = supports secondary Random Data Out 2: 1 = supports secondary Multi-plane Copyback Read 1: 1 = supports secondary Multi-plane Read Cache Random 0: 1 = supports secondary Multi-plane Read
13	O	Number of Parameter Pages
14-31		Reserved (0)
Manufacturer information block		
32-43	M	Device manufacturer (12 ASCII characters)
44-63	M	Device model (20 ASCII characters)
64-69	M	JEDEC manufacturer ID (6 bytes)
70-79		Reserved (0)
Memory organization block		
80-83	M	Number of data bytes per page
84-85	M	Number of spare bytes per page
86-91		Reserved (0)
92-95	M	Number of pages per block
96-99	M	Number of blocks per logical unit (LUN)
100	M	Number of logical units (LUNs)
101	M	Number of address cycles 4-7: Column address cycles 0-3: Row address cycles
102	M	Number of bits per cell
103	M	Number of programs per page
104	M	Multi-plane addressing 4-7: Reserved (0) 0-3: Number of plane address bits
105	M	Multi-plane operation attributes 3-7: Reserved (0) 2: 1= read cache supported 1: 1 = program cache supported 0: 1= No multi-plane block address restrictions
106-143		Reserved (0)

### 8.1 Parameter Page Data Structure Definition (cont'd)

Electrical parameters block		
144-145	O	Asynchronous SDR speed grade 6-15: Reserved (0) 5: 1 = supports 20 ns speed grade (50 MHz) 4: 1 = supports 25 ns speed grade (40 MHz) 3: 1 = supports 30 ns speed grade (~33 MHz) 2: 1 = supports 35 ns speed grade (~28 MHz) 1: 1 = supports 50 ns speed grade (20 MHz) 0: 1 = supports 100 ns speed grade (10 MHz)
146-147	O	Toggle Mode DDR2 and NV-DDR2 speed grade 11-15: Reserved (0) 10: 1 = supports 2.5 ns speed grade (400 MHz) 9: 1 = supports 3 ns speed grade (~333 MHz) 8: 1 = supports 3.75 ns speed grade (~266 MHz) 7: 1 = supports 5 ns speed grade (200 MHz) 6: 1 = supports 6 ns speed grade (~166 MHz) 5: 1 = supports 7.5 ns speed grade (~133 MHz) 4: 1 = supports 10 ns speed grade (100 MHz) 3: 1 = supports 12 ns speed grade (~83 MHz) 2: 1 = supports 15 ns speed grade (~66 MHz) 1: 1 = supports 25 ns speed grade (40 MHz) 0: 1 = supports 30 ns speed grade (~33 MHz)
148-149	O	Synchronous DDR speed grade 6-15: Reserved (0) 5: 1 = supports 10 ns speed grade (100 MHz) 4: 1 = supports 12 ns speed grade (~83 MHz) 3: 1 = supports 15 ns speed grade (~66 MHz) 2: 1 = supports 20 ns speed grade (50 MHz) 1: 1 = supports 30 ns speed grade (~33 MHz) 0: 1 = supports 50 ns speed grade (20 MHz)
150	O	Asynchronous SDR features 0-7: Reserved (0)
151	O	Toggle-mode DDR features 0-7: Reserved (0)
152	O	Synchronous DDR features 2-7: Reserved (0) 1: Device supports CK stopped for data input 0: tCAD value to use
153-154	M	tPROG Maximum page program time (μs)
155-156	M	tBERS Maximum block erase time (μs)
157-158	M	tR Maximum page read time (μs)
159-160	O	tR Maximum multi-plane page read time (μs)
161-162	O	tCCS Minimum change column setup time (ns)
163-164	M	I/O pin capacitance, typical
165-166	M	Input pin capacitance, typical
167-168	O	CK pin capacitance, typical
169	M	Driver strength support 5-7: Reserved (0) 4: 1 = supports 35 Ohm, 37.5 Ohm and 50 Ohm drive strength. Default is 35 Ohm. 3: 1 = supports 37.5 Ohm and 50 Ohm drive strength. Default is 37.5 Ohm. 2: 1 = supports 18 Ohm drive strength 1: 1 = supports 25 Ohm drive strength 0: 1 = supports 35 Ohm and 50 Ohm drive strength . Default is 35 Ohm.
170-171	O	t <sub>ADL</sub> Program page register clear enhancement tADL value (ns)

8.1 Parameter Page Data Structure Definition (cont'd)

172-173	O	Toggle Mode DDR3/4 and NV-DDR3 speed grade 13-15: Reserved (0) 12: 1=supports 1.667 ns speed grade (~600 MHz) 11: 1=supports 1.875 ns speed grade (~533 MHz) 10: 1=supports 2.5 ns speed grade (400 MHz) 9: 1 = supports 3 ns speed grade (~333 MHz) 8: 1 = supports 3.75 ns speed grade (~266 MHz) 7: 1 = supports 5 ns speed grade (200 MHz) 6: 1 = supports 6 ns speed grade (~166 MHz) 5: 1 = supports 7.5 ns speed grade (~133 MHz) 4: 1 = supports 10 ns speed grade (100 MHz) 3: 1 = supports 12 ns speed grade (~83 MHz) 2: 1 = supports 15 ns speed grade (~66 MHz) 1: 1 = supports 25 ns speed grade (40 MHz) 0: 1 = supports 30 ns speed grade (~33 MHz)
174-207		Reserved (0)
		ECC and endurance block
208	M	Guaranteed valid blocks at beginning of target
209-210	M	Block endurance for guaranteed valid blocks
211-218	M	ECC and endurance information block 0 Byte 211: Number of bits ECC correctability Byte 212: Codeword size Byte 213-214: Bad blocks maximum per LUN Byte 215-216: Block endurance Byte 217-218: Reserved (0)
219-226	O	ECC and endurance information block 1 Byte 219: Number of bits ECC correctability Byte 220: Codeword size Byte 221-222: Bad blocks maximum per LUN Byte 223-224: Block endurance Byte 225-226: Reserved (0)
227-234	O	ECC and endurance information block 2 Byte 227: Number of bits ECC correctability Byte 228: Codeword size Byte 229-230: Bad blocks maximum per LUN Byte 231-232: Block endurance Byte 233-234: Reserved (0)
235-242	O	ECC and endurance information block 3 Byte 235: Number of bits ECC correctability Byte 236: Codeword size Byte 237-238: Bad blocks maximum per LUN Byte 239-240: Block endurance Byte 241-242: Reserved (0)
243-271		Reserved (0)
		Reserved
272-419		Reserved (0)

### 8.1 Parameter Page Data Structure Definition (cont'd)

	Vendor specific block	
420-421	M	Vendor specific Revision number
422-509		Vendor specific
	CRC for Parameter Page	
510-511	M	Integrity CRC
	Redundant Parameter Pages	
512-1023	M	Value of bytes 0-511
1024-1535	M	Value of bytes 0-511
1536+		Additional redundant parameter pages

### 8.2 Byte 0-3: Parameter page signature

This field contains the parameter page signature. When two or more bytes of the signature are valid, then it denotes that a valid copy of the parameter page is present.

Byte 0 shall be set to 4Ah. Byte 1 shall be set to 45h. Byte 2 shall be set to 53h. Byte 3 shall be set to 44h.

### 8.3 Byte 4-5: Revision number

This field indicates the revisions of the parameter page and standard that the target complies to. The target may support multiple revisions of the standard. This is a bit field where each defined bit corresponds to a particular specification revision that the target may support.

Bit 0 shall be cleared to zero.

Bit 1 when set to one indicates that the target supports vendor specific parameter page.

Bit 2 when set to one indicates that the target supports parameter page rev. 1.0 and standard rev. 1.0. Bits 3-15 are reserved and shall be cleared to zero.

### 8.4 Byte 6-7: Features supported

This field indicates the optional features that the target supports.

Bit 0 when set to one indicates that the target's data bus width is 16-bits. Bit 0 when cleared to zero indicates that the target's data bus width is 8-bits. The host shall use the indicated data bus width for all commands that are defined to be transferred at the bus width (x8 or x16). Note that some commands, like Read ID, always transfer data as 8-bit only.

Bit 1 when set to one indicates that the target supports multiple LUN operations. If bit 1 is cleared to zero, then the host shall not issue commands to a LUN unless all other LUNs on the target are idle (i.e., R/B\_n is set to one).

Bit 2 when set to one indicates that the target supports non-sequential page programming operations, such that the host may program pages within a block in arbitrary order. Bit 2 when cleared to zero indicates that the target does not support non-sequential page programming operations. If bit 2 is cleared to zero, the host shall program all pages within a block in order starting with page 0.

Bit 3 when set to one indicates that the target supports multi-plane program and erase operations. Bit 4 when set to one indicates that the target supports multi-plane read operations.

#### 8.4 Byte 6-7: Features supported (cont'd)

Bit 5 when set to one indicates that the Synchronous DDR data interface is supported by the target. If bit 5 is set to one, then the target shall indicate the Synchronous DDR timing modes supported in the Synchronous DDR timing mode support field. Bit 5 when cleared to zero indicates that the Synchronous DDR data interface is not supported by the target.

Bit 6 when set to one indicates that the Toggle Mode DDR data interface is supported by the target. If bit 6 is set to one, then the target shall indicate the Toggle Mode DDR timing modes supported in the Toggle Mode DDR timing mode support field. Bit 6 when cleared to zero indicates that the Toggle Mode DDR data interface is not supported by the target.

Bit 7 when set to one indicates that the target supports external Vpp. If bit 7 is cleared to zero, then the target does not support external Vpp.

Bit 8 when set to one indicates that the target supports clearing only the page register for the LUN addressed with the Program (80h) command. If bit 8 is cleared to zero, then a Program (80h) command clears the page register for each LUN that is part of the target. At power-on, the device clears the page register for each LUN that is part of the target.

Bit 9 when set to one indicates that the NAND device can switch between WP function and ODT function via set-feature. If bit 9 is cleared to zero, the WP pin of NAND device will operate only for Write Protect (Conventional operation).

Bits 10-15 are reserved and shall be cleared to zero.

#### 8.5 Byte 8-10: Optional commands supported

This field indicates the optional commands that the target supports.

Bit 0 when set to one indicates that the target supports the Page Cache Program command. If bit 0 is cleared to zero, the host shall not issue the Page Cache Program command to the target.

Bit 1 when set to one indicates that the target supports the Read Cache Random, Read Cache Sequential, and Read Cache End commands. If bit 1 is cleared to zero, the host shall not issue the Read Cache Sequential, Read Cache Random, or Read Cache End commands to the target.

Bit 2 when set to one indicates that the target supports the Get Features and Set Features commands. If bit 2 is cleared to zero, the host shall not issue the Get Features or Set Features commands to the target.

Bit 3 when set to one indicates that the target supports the Read Status Enhanced command. If bit 3 is cleared to zero, the host shall not issue the Read Status Enhanced command to the target. Read Status Enhanced shall be supported if the target has multiple LUNs or supports multi-plane operations.

Bit 4 when set to one indicates that the target supports the Copyback Program and Copyback Read commands. If bit 4 is cleared to zero, the host shall not issue the Copyback Program or Copyback Read commands to the target. If multi-plane operations are supported and this bit is set to one, then multi-plane copyback operations shall be supported.

Bit 5 when set to one indicates that the target supports the Read Unique ID command. If bit 5 is cleared to zero, the host shall not issue the Read Unique ID command to the target.

Bit 6 when set to one indicates that the target supports the Random Data Out command. If bit 6 is cleared to zero, the host shall not issue the Random Data Out command to the target.

### 8.5 Byte 8-10: Optional commands supported (cont'd)

Bit 7 when set to one indicates that the target supports the Multi-plane Copyback Program command. If bit 7 is cleared to zero, the host shall not issue the Multi-plane Copyback Program command to the target.

Bit 8 when set to one indicates that the target supports the Small Data Move command for both Program and Copyback operations. If bit 8 is cleared to zero, the target does not support the Small Data Move command for Program or Copyback operations. The Small Data Move command is mutually exclusive with overlapped multi-plane support. When bit 8 is set to one, the device shall support the 11h command to flush any internal data pipeline regardless of whether multi-plane operations are supported.

Bit 9 when set to one indicates that the target supports the Reset LUN command. If bit 9 is cleared to zero, the host shall not issue the Reset LUN command.

Bit 10 when set to one indicates that the target supports the Synchronous Reset command. If bit 10 is cleared to zero, the host shall not issue the Synchronous Reset command.

Bits 11-23 are reserved and shall be cleared to zero.

### 8.6 Byte 11-12: Secondary commands supported

This field indicates the secondary commands that the target supports.

Bit 0 when set to one indicates that the target supports the secondary Multi-plane Read command. If bit 0 is cleared to zero, the host shall not issue the secondary Multi-plane Read command to the target.

Bit 1 when set to one indicates that the target supports the secondary Multi-plane Read Cache Random command. If bit 1 is cleared to zero, the host shall not issue the secondary Multi-plane Read Cache Random command to the target.

Bit 2 when set to one indicates that the target supports the secondary Multi-plane Copyback Read command. If bit 2 is cleared to zero, the host shall not issue the secondary Multi-plane Copyback Read command to the target.

Bit 3 when set to one indicates that the target supports the secondary Random Data Out command. If bit 3 is cleared to zero, the host shall not issue the secondary Random Data Out command to the target.

Bit 4 when set to one indicates that the target supports the secondary Multi-plane Program command. If bit 4 is cleared to zero, the host shall not issue the secondary Multi-plane Program command to the target.

Bit 5 when set to one indicates that the target supports the secondary Multi-plane Copyback Program command. If bit 5 is cleared to zero, the host shall not issue the secondary Multi-plane Copyback Program command to the target.

Bit 6 when set to one indicates that the target supports the secondary Multi-plane Block Erase command. If bit 6 is cleared to zero, the host shall not issue the secondary Multi-plane Block Erase command to the target.

Bit 7 when set to one indicates that the target supports the secondary Read Status Enhanced command. If bit 7 is cleared to zero, the host shall not issue the secondary Read Status Enhanced command to the target.

Bits 8-15 are reserved and shall be cleared to zero.

**8.7 Byte 13: Number of Parameter Pages**

This field specifies the number of parameter pages present, including the original and the subsequent redundant versions.

**8.8 Byte 14-31 : Reserved (0)**

**8.9 Byte 32-43: Device manufacturer**

This field contains the manufacturer of the device. The content of this field is an ASCII character string of twelve bytes. The device shall pad the character string with spaces (20h), if necessary, to ensure that the string is the proper length.

There is no standard for how the manufacturer represents their name in the ASCII string. If the host requires use of a standard manufacturer ID, it should use the JEDEC manufacturer ID.

**8.10 Byte 44-63: Device model**

This field contains the model number of the device. The content of this field is an ASCII character string of twenty bytes. The device shall pad the character string with spaces (20h), if necessary, to ensure that the string is the proper length.

**8.11 Byte 64-69: JEDEC manufacturer ID**

This field contains the JEDEC manufacturer ID for the manufacturer of the device.

**8.12 Byte 70-79 : Reserved (0)**

**8.13 Byte 80-83: Number of data bytes per page**

This field contains the number of data bytes per page. The value reported in this field shall be a power of two. The minimum value that shall be reported is 512 bytes.

**8.14 Byte 84-85: Number of spare bytes per page**

This field contains the number of spare bytes per page. There are no restrictions on the value.

**8.15 Byte 86-91 : Reserved (0)**

**8.16 Byte 92-95: Number of pages per block**

This field contains the number of pages per block.

**8.17 Byte 96-99: Number of blocks per logical unit**

This field contains the number of blocks per logical unit. There are no restrictions on this value.

**8.18 Byte 100: Number of logical units (LUNs)**

This field indicates the number of logical units the target supports. Logical unit numbers are sequential, beginning with a LUN address of 0. This field shall be greater than zero.

### **8.19 Byte 101: Number of Address Cycles**

This field indicates the number of address cycles used for row and column addresses. The reported number of address cycles shall be used by the host in operations that require row and/or column addresses (e.g., Page Program).

Bits 0-3 indicate the number of address cycles used for the row address. This field shall be greater than zero.

Bits 4-7 indicate the number of address cycles used for the column address. This field shall be greater than zero.

NOTE Throughout this standard examples are shown with 2-byte column addresses and 3-byte row addresses. However, the host is responsible for providing the number of column and row address cycles in each of these sequences based on the values in this field.

### **8.20 Byte 102: Number of bits per cell**

This field indicates the number of bits per cell in the Flash array. This field shall be greater than zero. A value of FFh indicates that the number of bits per cell is not specified.

### **8.21 Byte 103: Number of programs per page**

This field indicates the maximum number of times a portion of a page may be programmed without an erase operation. After the number of programming operations specified have been performed, the host shall issue an erase operation to that block before further program operations to the affected page. This field shall be greater than zero.

### **8.22 Byte 104: Multi-plane addressing**

This field describes parameters for multi-plane addressing.

Bits 0-3 indicate the number of bits that are used for plane addresses. This value shall be greater than 0h when multi-plane operations are supported.

Bits 4-7 are reserved.

### **8.23 Byte 105: Multi-plane operation attributes**

This field describes attributes for multi-plane operations. This byte is mandatory when multi-plane operations are supported as indicated in the Features supported field.

Bit 0 indicates that there are no block address restrictions for the multi-plane operation. If set to one all block address bits may be different between multi-plane operations. If cleared to zero, there are block address restrictions

Bit 1 indicates whether program cache is supported with multi-plane programs. If set to one then program cache is supported for multi-plane program operations. If cleared to zero then program cache is not supported for multi-plane program operations. Note that program cache shall not be used with multi-plane copyback program operations.

Bit 2 indicates whether read cache is supported with multi-plane reads. If set to one then read cache is supported for multi-plane read operations. If cleared to zero then read cache is not supported for multi-plane read operations. Note that read cache shall not be used with multi-plane copyback read operations.

Bits 3-7 are reserved.

#### **8.24 Byte 106-143 : Reserved (0)**

#### **8.25 Byte 144-145: Asynchronous SDR speed grade**

This field indicates the asynchronous SDR speed grades supported.

Bit 0 when set to one indicates that the target supports the 100 ns speed grade (10 MHz). Bit 1 when set to one indicates that the target supports the 50 ns speed grade (20 MHz). Bit 2 when set to one indicates that the target supports the 35 ns speed grade (~28 MHz). Bit 3 when set to one indicates that the target supports the 30 ns speed grade (~33 MHz). Bit 4 when set to one indicates that the target supports the 25 ns speed grade (40 MHz). Bit 5 when set to one indicates that the target supports the 20 ns speed grade (50 MHz). Bits 6-15 are reserved and shall be cleared to zero.

#### **8.26 Byte 146-147: Toggle-mode DDR2 and NV-DDR2 speed grade**

This field indicates the Toggle-mode DDR2 and NV-DDR2 speed grades supported. The target shall support an inclusive range of speed grades. The speed grades indicated by this field shall be based on the VccQ voltage level defined as Toggle-mode DDR2 and NV-DDR2 mode whose VccQ voltage level is 1.8V.

Bit 0 when set to one indicates that the target supports the 30 ns speed grade (~33 MHz). Bit 1 when set to one indicates that the target supports the 25 ns speed grade (40 MHz). Bit 2 when set to one indicates that the target supports the 15 ns speed grade (~66 MHz). Bit 3 when set to one indicates that the target supports the 12 ns speed grade (~83 MHz). Bit 4 when set to one indicates that the target supports the 10 ns speed grade (100 MHz). Bit 5 when set to one indicates that the target supports the 7.5 ns speed grade (~133 MHz). Bit 6 when set to one indicates that the target supports the 6 ns speed grade (~166 MHz). Bit 7 when set to one indicates that the target supports the 5 ns speed grade (200 MHz). Bit 8 when set to one indicates that the target supports the 3.75 ns speed grade (~266 MHz). Bit 9 when set to one indicates that the target supports the 3 ns speed grade (~333 MHz). Bit 10 when set to one indicates that the target supports the 2.5 ns speed grade (400 MHz). Bits 11-15 are reserved and shall be cleared to zero.

#### **8.27 Byte 148-149: Synchronous DDR speed grade**

This field indicates the synchronous DDR speed grades supported. The target shall support an inclusive range of speed grades.

Bit 0 when set to one indicates that the target supports the 50 ns speed grade (20 MHz). Bit 1 when set to one indicates that the target supports the 30 ns speed grade (~33 MHz). Bit 2 when set to one indicates that the target supports the 20 ns speed grade (50 MHz). Bit 3 when set to one indicates that the target supports the 15 ns speed grade (~66 MHz). Bit 4 when set to one indicates that the target supports the 12 ns speed grade (~83 MHz). Bit 5 when set to one indicates that the target supports the 10 ns speed grade (100 MHz). Bits 6-15 are reserved and shall be cleared to zero.

#### **8.28 Byte 150: Asynchronous SDR features**

This field describes features and attributes for asynchronous SDR operation. This byte is mandatory when the asynchronous SDR data interface is supported.

Bits 0-7 are reserved.

#### **8.29 Byte 151: Toggle-mode DDR features**

This field describes features and attributes for Toggle-mode DDR operation. This byte is mandatory when the Toggle-mode DDR data interface is supported.

Bits 0-7 are reserved.

### 8.30 Byte 152: Synchronous DDR features

This field describes features and attributes for synchronous DDR operation. This byte is mandatory when the synchronous DDR data interface is supported.

Bit 0 indicates the tCAD value that shall be used by the host. If bit 0 is set to one, then the host shall use the tCADs (slow) value in synchronous DDR command, address and data transfers. If bit 0 is cleared to zero, then the host shall use the tCADf (fast) value in synchronous DDR command, address and data transfers.

Bit 1 indicates that the device supports the CK being stopped during data input. If bit 1 is set to one, then the host may optionally stop the CK during data input for power savings. If bit 1 is set to one, the host may pause data while the CK is stopped. If bit 1 is cleared to zero, then the host shall leave CK running during data input.

Bits 2-7 are reserved.

### 8.31 Byte 153-154: Maximum page program time

This field indicates the maximum page program time (tPROG) in microseconds.

### 8.32 Byte 155-156: Maximum block erase time

This field indicates the maximum block erase time (tBERS) in microseconds.

### 8.33 Byte 157-158: Maximum page read time

This field indicates the maximum page read time (tR) in microseconds.

### 8.34 Byte 159-160: Maximum multi-plane page read time

This field indicates the maximum page read time (tR) for multi-plane page reads in microseconds. Multi-plane page read times may be longer than single page read times. This field shall be supported if the target supports multi-plane reads as indicated in the Features supported field.

### 8.35 Byte 161-162: Minimum change column setup time.

This field indicates the minimum change column setup time (tCCS) in nanoseconds. This parameter is used for the asynchronous SDR and synchronous DDR data interfaces.

After issuing a Change Read Column command, the host shall not read data until a minimum of tCCS time has elapsed. After issuing a Change Write Column command including all column address cycles, the host shall not write data until a minimum of tCCS time has elapsed. The value of tCCS shall always be longer than or equal to tWHR and tADL when the Toggle-mode DDR or Synchronous DDR data interface is supported.

### 8.36 Byte 163-164: I/O pin capacitance, typical

This field indicates the typical I/O pin capacitance for the target. This field is specified in 0.1 pF units. For example, a value of 31 corresponds to 3.1 pF. The variance from this value is less than +/- 0.5 pF per LUN. As an example, if two LUNs are present than the total variance is less than +/- 1 pF.

### 8.37 Byte 165-166: Input pin capacitance, typical

This field indicates the typical input pin capacitance for the target. This value applies to all inputs except the following: CK, CK\_n, CE\_n and WP\_n signals. This field is specified in 0.1 pF units. For example, a value of 31 corresponds to 3.1 pF. The variance from this value is less than +/- 0.5 pF per LUN. As an example, if two LUNs are present than the total variance is less than +/- 1 pF.

### 8.38 Byte 167-168: CK input pin capacitance, typical

This field indicates the typical CK input pin capacitance for the target. This value applies to the CK and CK\_n signals. This field is specified in 0.1 pF units. For example, a value of 31 corresponds to 3.1 pF. The variance from this value is less than +/- 0.25 pF per LUN. As an example, if two LUNs are present then the total variance is less than +/- 0.5 pF. This field shall be supported if the Synchronous DDR data interface is supported.

### 8.39 Byte 169: Driver strength support

This field describes if the target supports configurable driver strengths and its associated features.

Bit 0 when set to one indicates that the target supports configurable driver strength settings as defined in Table 23. If this bit is set to one, then the device shall support both the 35 Ohm and 50 Ohm settings. If this bit is set to one, then the device shall power-on with a driver strength at the 35 Ohm value defined in Table 23. If bit 0, bit 3, and bit 4 are cleared to zero, then the driver strength at power-on is undefined.

Bit 1 when set to one indicates that the target supports the 25 Ohm setting in Table 23 for use in the I/O Drive Strength setting.

Bit 2 when set to one indicates that the target supports the 18 Ohm setting in Table 23 for use in the I/O Drive Strength setting.

Bit 3 when set to one indicates that the target supports configurable driver strength settings as defined in Table 23. If this bit is set to one, then the device shall support both the 37.5 Ohm and 50 Ohm settings. If this bit is set to one, then the device shall power-on with a driver strength at the 37.5 Ohm value defined in Table 23. If bit 0, bit 3, and bit 4 are cleared to zero, then the driver strength at power-on is undefined.

Bit 4 when set to one indicates that the target supports configurable driver strength settings as defined in Table 23. If this bit is set to one, then the device shall support the 35 Ohm, 37.5 Ohm, and 50 Ohm settings. If this bit is set to one, then the device shall power-on with a driver strength at the 35 Ohm value defined in Table 23. If bit 0, bit 3, and bit 4 are cleared to zero, then the driver strength at power-on is undefined.

Bits 5-7 are reserved.

### 8.40 Byte 170-171: Program page register clear enhancement tADL value

This field indicates the ALE to data loading time (tADL) in nanoseconds when the program page register clear enhancement is enabled. If the program page register clear enhancement is disabled, then the tADL value is as defined for the selected timing mode. This increased tADL value only applies to Program (80h) command sequences; it does not apply for Set Features, Copyback, or other commands.

#### **8.41 Byte 172-173: Toggle-mode DDR3/4 and NV-DDR3 speed grade**

This field indicates the Toggle-mode DDR3/4 and NV-DDR3 speed grades supported. The target shall support an inclusive range of speed grades. The speed grades indicated by this field shall be based on the VccQ voltage level defined as Toggle-mode DDR3/4 and NV-DDR3 mode whose VccQ voltage level is 1.2V.

Bit 0 when set to one indicates that the target supports the 30 ns speed grade (~33 MHz). Bit 1 when set to one indicates that the target supports the 25 ns speed grade (40 MHz). Bit 2 when set to one indicates that the target supports the 15 ns speed grade (~66 MHz). Bit 3 when set to one indicates that the target supports the 12 ns speed grade (~83 MHz). Bit 4 when set to one indicates that the target supports the 10 ns speed grade (100 MHz). Bit 5 when set to one indicates that the target supports the 7.5 ns speed grade (~133 MHz). Bit 6 when set to one indicates that the target supports the 6 ns speed grade (~166 MHz). Bit 7 when set to one indicates that the target supports the 5 ns speed grade (200 MHz). Bit 8 when set to one indicates that the target supports the 3.75 ns speed grade (~266 MHz). Bit 9 when set to one indicates that the target supports the 3 ns speed grade (~333 MHz). Bit 10 when set to one indicates that the target supports the 2.5 ns speed grade (400 MHz). Bit 11 when set to one indicates that the target supports the 1.875 ns speed grade (~533 MHz). Bit 12 when set to one indicates that the target supports the 1.667 ns speed grade (~600 MHz). Bits 13-15 are reserved and shall be cleared to zero.

#### **8.42 Byte 174-207: Reserved (0)**

#### **8.43 Byte 208: Guaranteed valid blocks at beginning of target**

This field indicates the number of guaranteed valid blocks starting at block address 0 of the target. The minimum value for this field is 1h. The blocks are guaranteed to be valid for the endurance specified for this area when the host follows the specified number of bits to correct in ECC information block 0.

#### **8.44 Byte 209-210: Block endurance for guaranteed valid blocks**

This field indicates the minimum number of program/erase cycles per addressable page/block in the guaranteed valid block area. This value requires that the host is using at least the minimum ECC correctability reported in ECC information block 0. This value is not encoded. If the value is 0000h, then no minimum number of cycles is specified, though the block(s) are guaranteed valid from the factory.

#### **8.45 Byte 211-218: ECC information block 0**

This block of parameters describes a set of ECC and endurance information. The parameters are related, and thus the parameters are specified as a set.

Byte 211: Number of bits ECC correctability. This field indicates the number of bits that the host should be able to correct per codeword. The codeword size is reported in byte 212. With this specified amount of error correction by the host, the target shall achieve the block endurance specified in bytes 215-216. When the specified amount of error correction is applied by the host and the block endurance is followed, then the maximum number of bad blocks specified in bytes 213-214 shall not be exceeded by the device. All used bytes in the page shall be protected by ECC including the spare bytes if the ECC requirement reported in byte 211 has a value greater than zero. When this value is cleared to zero, the target shall return valid data.

Byte 212: Codeword size. The number of bits of ECC correctability specified in byte 211 is based on a particular ECC codeword size. The ECC codeword size is specified in this field as a power of two. The minimum value that shall be reported is 512 bytes (a value of 9).

#### **8.45 Byte 211-218: ECC information block 0 (cont'd)**

Byte 213-214: Bad blocks maximum per LUN. This field contains the maximum number of blocks that may be defective at manufacture and over the life of the device per LUN. The maximum rating assumes that the host is following the block endurance requirements and the ECC requirements reported in this ECC and endurance information block.

Byte 215-216: Block endurance. This field indicates the maximum number of program/erase cycles per addressable page/block. This value assumes that the host is using the ECC correctability reported in byte 211. The block endurance is reported in terms of a value and a multiplier according to the following equation: value x 10multiplier. Byte 215 comprises the value. Byte 216 comprises the multiplier. For example, a block endurance of 75,000 cycles would be reported as a value of 75 and a multiplier of 3 (75 x 103). The value field shall be the smallest possible; for example 100,000 shall be reported as a value of 1 and a multiplier of 5 (1 x 105). If the value is 0000h, then no maximum number of cycles is specified.

#### **8.46 Byte 219-226: ECC information block 1**

This block of parameters describes an additional set of ECC and endurance information. The parameters are related, and thus the parameters are specified as a set. The layout is and definition for this block is equivalent to ECC information block 0. If this set of parameter is not specified, the block shall be cleared to 0h.

#### **8.47 Byte 227-234: ECC information block 2**

This block of parameters describes an additional set of ECC and endurance information. The parameters are related, and thus the parameters are specified as a set. The layout is and definition for this block is equivalent to ECC information block 0. If this set of parameter is not specified, the block shall be cleared to 0h.

#### **8.48 Byte 235-242: ECC information block 3**

This block of parameters describes an additional set of ECC and endurance information. The parameters are related, and thus the parameters are specified as a set. The layout is and definition for this block is equivalent to ECC information block 0. If this set of parameter is not specified, the block shall be cleared to 0h.

#### **8.49 Byte 243 - 419 : Reserved (0)**

#### **8.50 Byte 420-421: Vendor specific Revision number**

This field indicates a vendor specific revision number. This field should be used by vendors to indicate the supported layout for the vendor specific parameter page area and the vendor specific feature addresses. The format of this field is vendor specific.

#### **8.51 Byte 422-509: Vendor specific**

This field is reserved for vendor specific use.

### **8.52 Byte 510-511: Integrity CRC**

The Integrity CRC (Cyclic Redundancy Check) field is used to verify that the contents of the parameter page were transferred correctly to the host. The CRC of the parameter page is a word (16-bit) field. The CRC calculation covers all of data between byte 0 and byte 509 of the parameter page inclusive.

The CRC shall be calculated on byte (8-bit) quantities starting with byte 0 in the parameter page. The bits in the 8-bit quantity are processed from the most significant bit (bit 7) to the least significant bit (bit 0).

The CRC shall be calculated using the following 16-bit generator polynomial:  $G(X) = X^{16} + X^{15} + X^2 + 1$   
This polynomial in hex may be represented as 8005h.

The CRC value shall be initialized with a value of 4F4Eh before the calculation begins. There is no XOR applied to the final CRC value after it is calculated. There is no reversal of the data bytes or the CRC calculated value.

### **8.53 Byte 512-1023: Redundant Parameter Page 1**

This field shall contain the values of bytes 0-511 of the parameter page. Byte 512 is the value of byte 0. The redundant parameter page is used when the integrity CRC indicates that there was an error in bytes 0-511. The redundant parameter page shall be stored in nonvolatile media; the target shall not create these bytes by retransmitting the first 512 bytes.

### **8.54 Byte 1024-1535: Redundant Parameter Page 2**

This field shall contain the values of bytes 0-511 of the parameter page. Byte 1024 is the value of byte 0.

The redundant parameter page is used when the integrity CRC indicates that there was an error in bytes 0-511 and in the first redundant parameter page. The redundant parameter page shall be stored in nonvolatile media; the target shall not create these bytes by retransmitting the first 512 bytes.

### **8.55 Byte 1536+: Additional Redundant Parameter Pages**

Bytes at offset 1536 and above may contain additional redundant copies of the parameter page. There is no limit to the number of redundant parameter pages that the target may provide. The target may provide additional copies to guard against the case where all three mandatory copies have invalid CRC checks.

The host should determine whether an additional parameter page is present by checking the first Dword. If at least two out of four bytes match the parameter page signature, then an additional parameter page is present.

---

## Annex A (informative) Differences between revisions

---

This table briefly describes most of the changes made to entries that appear in this standard, JESD230D, compared to its predecessor, JESD230C. If the change to a concept involves any words added or deleted (excluding deletion of accidentally repeated words), it is included. Some punctuation changes are not included.

### A.1 Differences between JESD230D and JESD230C (October 2016)

Clause	Term and Description of Change
2.6	Added ODT_x_n pin and related notes to pin description table
3.2	Added 533Mhz and 600Mhz AC Overshoot/Undershoot Specs
3.3.1	Added 2.5 V Vcc DC Supply Voltage
3.3.2	Added 15uA ILOpd and ILOpu max spec for devices which support >800 MT/s
3.4	Added Absolute Maximum DC Ratings Section
4.4	Added ODT_x_n to BGA-152/132/136 ball maps
4.5	Added ODT_x_n to BGA-316 ball maps
4.6	Added ODT_x_n to BGA-272 ball maps
4.6	Added BGA-252 ball package and MO-210 reference
4.7	Corrected CE_n to RB_n mapping pin labelling error
6	Section 6 Get/Set Feature for each LUN changed to Feature Address Registers section
6.1	Moved Section 6.1 Get Feature for each LUN to Section 5.3
6.1	Added Feature Address 05h
6.2	Moved Section 6.2 Set Feature for each LUN section to Section 5.4
6.2	Added Feature Address 20h
6.3	Added Feature Address 21h
7.1	Added 37.5 Ohms as Default Value
7.3	Added 37.5 Ohms to Nominal Driver Strength Setting
7.5	Added 533Mhz and 600Mhz tCD specs
7.7	Added Data Training Section
7.8	Added Data Input/Output Pause Section
8.1	Changes to Parameter Page Data Structure Bytes 6-7, 146-147, 169, 172-173 for 37.5 Ohm output driver strength and higher speed grades
8.4	Changes to Parameter Page Byte 6-7 description for WP/ODT switch functionality
8.26	Changes to Parameter Page Byte 146-147 descriptions for Toggle-mode DDR2 and NV-DDR2 higher speed grades
8.39	Changes to Parameter Page Byte 169 description for 37.5 Ohms
8.41	Changes to Parameter Page Byte 172-173 description for Toggle-mode DDR3/4 and NV-DDR3 higher speed grades

### A.2 Differences between JESD230C and JESD230B (July 2014)

Clause	Term and Description of Change
2.6	Pin Description
3	Physical Interface
3.3	Recommended DC Operating Conditions
4.7	CE_n to R/B_n Mapping
7	Data Interface and Timing (New Chapter)
7.1	Test Condition
7.4	Package Electrical Specifications and Pad Capacitance
7.5	tCD Parameter
7.6	Additional Timing Parameter for I/O Speed Greater than 400 MT/s

### A.3 Differences between JESD230B and JESD230A (August 2013)

Clause	Description of change
2	VccQ added
6	ZQ calibration added
7	Driver strength added
8.1.38	Driver strength support description changes in Byte 169 of the parameter page

### A.4 Differences between JESD230A and JESD230 (October 2012)

Clause	Description of change
2.5	New BGA-316 (Quad x8) package added
2.6	New BGA-272 (Quad x8) package added
5	Parameter page, revision 1 added

Micron Technology Inc.



Standard Improvement Form

JEDEC \_\_\_\_\_

The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry regarding usage of the subject standard. Individuals or companies are invited to submit comments to JEDEC. All comments will be collected and dispersed to the appropriate committee(s).

If you can provide input, please complete this form and return to:

JEDEC  
Attn: Publications Department  
3103 North 10<sup>th</sup> Street  
Suite 240 South  
Arlington, VA 22201-2107

Fax: 703.907.7583

1. I recommend changes to the following:

Requirement, clause number \_\_\_\_\_

Test method number \_\_\_\_\_ Clause number \_\_\_\_\_

The referenced clause number has proven to be:

Unclear  Too Rigid  In Error

Other \_\_\_\_\_

2. Recommendations for correction:

\_\_\_\_\_  
\_\_\_\_\_  
\_\_\_\_\_  
\_\_\_\_\_

3. Other suggestions for document improvement:

\_\_\_\_\_  
\_\_\_\_\_  
\_\_\_\_\_

Submitted by

Name: \_\_\_\_\_

Phone: \_\_\_\_\_

Company: \_\_\_\_\_

E-mail: \_\_\_\_\_

Address: \_\_\_\_\_

City/State/Zip: \_\_\_\_\_

Date: \_\_\_\_\_

**JEDEC**®

Micron Technology Inc.